74AC139MTCX - Fairchild Semiconductor

November 1988

Revised November 1999

74AC139 • 74ACT139 Dual 1-of-4 Decoder/Demultiplexer

74AC139 • 74ACT139

Dual 1-of-4 Decoder/Demultiplexer

General Description

The AC/ACT139 is a high-speed, dual 1-of-4 decoder/

demultiplexer. The device has two independent decoders,

each accepting two inputs and providing four mutually-

exclusive active-LOW outputs. Each decoder has an

active-LOW Enable input which can be used as a data

input for a 4-output demultiplexer. Each half of the AC/

ACT139 can be used as a fun ction generator providing all

four minterms of two variables.

Features

■ICC reduced by 50%

■Multifunction capability

■Two completely independent 1-of-4 decoders

■Active LOW mutually exclusive outputs

■Outputs source/sink 24 mA

■ACT139 has TTL-compatible inputs

Ordering Code:

Device a ls o av ailable in Tape and Reel. Specify by a ppending s uffix let te r “X” to the or dering co de.

Connection Diagram Pin Descriptions

FACT is a trademark of Fairchild Semiconductor Corporation.

Order Number Package Number Package Description

74AC139SC M16A 16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150” Narrow Body

74AC139SJ M16D 16-Lead Small Outline Package (SOIC), EIAJ Type II, 5.3mm Wide

74AC139MTC MTC16 16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide

74AC139PC N16E 16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300” Wide

74ACT139SC M16A 16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150” Narrow Body

74ACT139SJ M16D 16-Lead Small Outline Package (SOIC), EIAJ Type II, 5.3mm Wide

74ACT139MTC MTC16 16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide

74ACT139PC N16E 16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300” Wide

Pin Names Desc ription

A0, A1Address Inputs

EEnable Inputs

O0–O3Outputs

www.fairchildsemi.com 2

74AC139 • 74ACT139

Logic Symbols

IEEE/IEC

Truth Table

H = HIGH Voltage Le ve l

L = LOW Voltage Level

X = Immaterial

Functional Description

The AC/ACT139 is a high-speed dual 1-of-4 decoder/

demultiplexer. The device ha s two independent decoders,

each of which accepts two binary weighted inputs (A0–A1)

and provides four mutually exclusive active-LOW outputs

(O0–O3). Each decoder has an active-LOW enable (E).

When E is HIGH all outputs are forced HIGH. The enable

can be us ed as the data i nput for a 4-output d emultiple xer

applicat ion. Each hal f of the AC/AC T139 genera tes all four

minter ms of two variable s. These four mi nterms are useful

in some applications, replacing multiple gate functions as

shown in Figure 1, and thereby reducing the number of

packages required in a logic network.

FIGURE 1. Gate Fu nctions (Each Half)

Logic Diagram

Please note that this diagram is provided only for the understanding of logic

operations and should not be used to estimate propagation delays.

Inputs Outputs

EA0A1O0O1O2O3

HXXHHHH

LLLLHHH

LHLHLHH

LLHHHLH

LHHHHHL

3 www.fairchildsemi.com

74AC139 • 74ACT139

Absolute Maximum Ratings(Note 1) Recommended Operating

Conditions

Note 1: Absol ut e maximum ratings are thos e values beyond which damage

to the dev ice may occ ur. The databoo k specific ations sh ould be m et, with-

out exc eption, to e nsure that the system des ign is reliable over its power

supply, temperature, and output/input loading variables. Fairchild does not

recommend operation of FACT circuits outside da t abook spe c if ic at ions.

DC Electrical Characteristics for AC

Note 2: All outputs lo aded; thre sholds on input as s oc iated with outpu t un der test.

Note 3: Maximum test duration 2.0 ms, one output loaded at a time.

Note 4: IIN and ICC @ 3.0V are gu aranteed to be less t han or equa l t o th e respectiv e limit @ 5.5V VCC.

Supply Voltage (VCC)−0.5V to +7.0V

DC Input Diode Current (IIK)

VI = −0.5V −20 mA

VI = VCC + 0.5V +20 mA

DC Input Voltage (VI)−0.5V to VCC + 0.5V

DC Output Diode Current (IOK)

VO = −0.5V −20 mA

VO = VCC + 0.5V +20 mA

DC Output Voltage (VO)−0.5V to VCC + 0.5V

DC Output Source

or Sink Current (IO)±50 mA

DC VCC or Ground Current

per Output Pin (ICC or IGND)±50 mA

Storage Temperature (TSTG)−65°C to +150°C

Junction Temp erature ( TJ)

PDIP 140°C

Supply Voltage (VCC)

AC 2.0V to 6.0V

ACT 4.5V to 5.5V

Input Voltage (VI)0V to V

Output Voltage (VO)0V to V

Operating Temperature (TA)−40°C to +85°C

Minimum Input Edge Rate (∆V/∆t)

AC Devices

VIN from 30% to 70% of VCC

VCC @ 3.3V, 4.5V, 5.5 V 125 mV/ns

Minimum Input Edge Rate (∆V/∆t)

ACT Devices

VIN from 0.8V to 2.0V

VCC @ 4.5V, 5.5V 125 mV/ns

Symbol Parameter VCC TA = +25°CT

A = −40°C to +85°CUnits Conditions

(V) Typ Guaranteed Limits

VIH Minimum HIGH Level 3.0 1.5 2.1 2.1 VOUT = 0.1V

Input Voltage 4.5 2.25 3.15 3.15 V or VCC − 0.1V

5.5 2.75 3.85 3.85

VIL Maximum LOW Level 3.0 1.5 0.9 0.9 VOUT = 0.1V

Input Voltage 4.5 2.25 1.35 1.35 V or VCC − 0.1V

5.5 2.75 1.65 1.65

VOH Minimum HIGH Level 3.0 2.99 2.9 2.9

Output Voltage 4.5 4.49 4.4 4.4 V IOUT = −50 µA

5.55.495.4 5.4 VIN = VIL or VIH

3.0 2.56 2.46 IOH = −12 mA

4.5 3.86 3.76 V IOH = −24 mA

5.5 4.86 4.76 IOH = −24 mA (Note 2)

VOL Maximum LOW Level 3.0 0.002 0.1 0.1

Output Voltage 4.5 0.001 0.1 0.1 V IOUT = 50 µA

5.5 0.001 0.1 0.1 VIN = VIL or VIH

3.0 0.36 0.44 IOL = 12 mA

4.5 0.36 0.44 V IOL = 24 mA

5.5 0.36 0.44 IOL = 24 mA (Note 2)

IIN

(Note 4) Maximum Input

Leakage Current 5.5 ± 0.1 ± 1.0 µAV

I = VCC, GND

IOLD Mi n imum Dyn ami c 5.5 75 mA VOLD = 1.65V Max

IOHD Output Current (Note 3) 5.5 −75 mA VOHD = 3.85V Min

ICC

(Note 4) Maximum Quiescent

Supply Current 5.5 4.0 40.0 µAV

IN = VCC or GND

www.fairchildsemi.com 4

74AC139 • 74ACT139

DC Electrical Characteristics for ACT

Note 5: All outputs loaded; th resholds on input associate d w it h output under tes t.

Note 6: Maximum test du ration 2.0 m s, one out put loaded a t a tim e.

AC Electrical Characteristics for AC

Note 7: Voltage Range 3.3 is 3.3V ± 0. 3V.

Voltage Range 5. 0 is 5. 0V ± 0.5V

Symbol Parameter VCC TA = +25°CT

A = −40°C to +85°CUnits Conditions

(V) Typ Guaranteed Limits

VIH Minimum HIGH Level 4.5 1.5 2.0 2.0 VVOUT = 0.1V

Input Voltage 5.5 1.5 2.0 2.0 or VCC − 0.1V

VIL Maximum LOW Level 4.5 1.5 0.8 0.8 VVOUT = 0.1V

Input Voltage 5.5 1.5 0.8 0.8 or VCC − 0.1V

VOH Minimum HIGH Level 4.5 4.49 4.4 4.4 VI

OUT = −50 µA

Output Voltage 5.5 5.49 5.4 5.4 VIN = VIL or VIH

4.5 3.86 3.76 V IOH = −24 mA

5.5 4.86 4.76 IOH = −24 mA (Note 5)

VOL Maximum LOW Level 4.5 0.001 0.1 0.1 VI

OUT = 50 µA

Output Voltage 5.5 0.001 0.1 0.1 VIN = VIL or VIH

4.5 0.36 0.44 V IOL = 24 mA

5.5 0.36 0.44 IOL = 24 mA (Note 5)

IIN Maximum Input 5.5 ±0.1 ±1.0 µAV

I = VCC, GND

Leakage Current

ICCT Maximum 5.5 0.6 1.5 mA VI = VCC − 2.1V

ICC/Input

IOLD Mi n imum Dyn ami c 5.5 75 mA VOLD = 1.65V Max

IOHD Output Current (Note 6) 5.5 −75 mA VOHD = 3.85V Min

ICC Maximum Quiescent 5.5 4.0 40.0 µAVIN = VCC

Supply Current or GND

VCC TA = +25°CT

A = −40°C to +85°C

Symbol Parameter (V) CL = 50 pF CL = 50 pF Units

(Note 7) Min Typ Max Min Max

tPLH Propagation Delay 3.3 4.0 8.0 11.5 3.5 13.0 ns

An to On5.0 3.0 6.5 8.5 2.5 9.5

tPHL Propagation Delay 3.3 3.0 7.0 10.0 2.5 11.0 ns

An to On5.0 2.5 5.5 7.5 2.0 8.5

tPLH Propagation Delay 3.3 4.5 9.5 12.0 3.5 13.0 ns

En to On5.0 3.5 7.0 8.5 3.0 10.0

tPHL Propagation Delay 3.3 4.0 8.0 10.0 3.0 11.0 ns

En to On5.0 2.5 6.0 7.5 2.5 8.5

5 www.fairchildsemi.com

74AC139 • 74ACT139

AC Electrical Characteristics for ACT

Note 8: Volt age Ran ge 5.0 is 5.0V ± 0.5 V

Capacitance

VCC TA = +25°CT

A = −40°C to +85°C

Symbol Parameter (V) CL = 50 pF CL = 50 pF Units

(Note 8) Min Typ Max Min Max

tPLH Propagation Delay 5.0 1.5 6.0 8.5 1.5 9.5 ns

An to On

tPHL Propagation Delay 5.0 1.5 6.0 9.5 1.5 10.5 ns

An to On

tPLH Propagation Delay 5.0 2.5 7.0 10.0 2.0 11.0 ns

En to On

tPHL Propagation Delay 5.0 2.0 7.0 9.5 1.5 10.5 ns

En to On

Symbol Parameter Typ Units Conditions

CIN Input Capacitance 4.5 pF VCC = OPEN

CPD Power Dissipation Capacitance 40.0 pF VCC = 5.0V

www.fairchildsemi.com 6

74AC139 • 74ACT139

Physical Dimensions inches (millimeters) unless otherwise noted

16-Lead Small Out line Integrated Circuit (SOIC), JEDEC MS-012, 0.150” Narrow Body

Package Number M16A

7 www.fairchildsemi.com

74AC139 • 74ACT139

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)

16-Lead Small Outline Package (SOP), EIAJ Type II, 5.3mm Wide

Package Number M16D

www.fairchildsemi.com 8

74AC139 • 74ACT139

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)

16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide

Package Number MTC16

9 www.fairchildsemi.com

74AC139 • 74ACT139 Dual 1-of-4 Decoder/Demul ti plexer

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)

16-L ead Plasti c Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300” Wide

Package Number N16E

Fairchild does not assume an y responsibility for u se of any circuitry descr ibed, no circuit pat ent licenses are implied and

Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT

DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD

SEMICONDUCTOR CORPORATION. As used herein:

1. Life suppor t de vices o r syst ems are dev ic es or syste ms

which, (a) are intended for surgical implant into the

body, or (b) support or sustain life, and (c) whose failure

to perform when properly used in accordance with

instruct ions fo r use pr ovi de d in the l abe ling, can be rea-

sonably expected to result in a significant injury to the

user.

2. A crit ical componen t in any com ponen t of a life s uppor t

device or system whose failure to perform can be rea-

sonabl y e xpec ted to cause th e fa i lure of the l ife s upport

device or system, or to affect its safety or effectiveness.