TDA7563B 4 x 50W multifunction quad power amplifier with built-in diagnostics feature Features Multipower BCD technology MOSFET output power stage DMOS power output New high efficiency (class SB) High output power capability 4 x 28 W/4 @ 14.4 V, 1 kHz 10% THD, 4 x 50 W max, power Max. output power 4 x 72 W /2 Flexiwatt27 (Horizontal) Flexiwatt27 (Vertical) Description 2 Full I C bus driving: - Standby - Independent front/rear soft play/mute - Selectable gain 30 dB /16 dB (for low noise line output function) - High efficiency enable/disable - I2C bus digital diagnostics (including DC bus AC load detection) Full fault protection DC offset detection Four independent short circuit protection Clipping detector pin with selectable threshold (2 % / 10 %) Standby/mute pin Linear thermal shutdown with multiple thermal warning ESD protection Table 1. PowerSO36 (Slug up) The TDA7563B is a new BCD technology quad bridge type of car radio amplifier in Flexiwatt27 package specially intended for car radio applications. Thanks to the DMOS output stage the TDA7563B has a very low distortion allowing a clear powerful sound. Among the features, its superior efficiency performance coming from the internal exclusive structure, makes it the most suitable device to simplify the thermal management in high power sets. The dissipated output power under average listening condition is in fact reduced up to 50 % when compared to the level provided by conventional class AB solutions. This device is equipped with a full diagnostics array that communicates the status of each speaker through the I2C bus. Device summary Order code Package Packing TDA7563B Flexiwatt27 (vertical) Tube TDA7563BH Flexiwatt27 (horizontal) Tube TDA7563BPD PowerSO36 Tube TDA7563BPDTR PowerSO36 Tape and reel December 2009 Doc ID 12733 Rev 3 1/33 www.st.com 1 Contents TDA7563B Contents 1 Block diagram and application circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 2 Pins description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 3 Electrical specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 4 5 3.1 Absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 3.2 Thermal data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 3.3 Electrical characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 3.4 Electrical characteristics curves . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 Diagnostics functional description . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 4.1 Turn-on diagnostic . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 4.2 Permanent diagnostics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 4.3 Output DC offset detection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 4.4 AC diagnostic . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 Multiple faults . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 5.1 6 Thermal protection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 6.1 7 Faults availability . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 Fast muting . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 I2C bus . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21 7.1 I2C programming/reading sequences . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21 7.2 I2C bus interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21 7.2.1 Data validity . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21 7.2.2 Start and stop conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21 7.2.3 Byte format . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21 7.2.4 Acknowledge . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22 8 Software specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23 9 Examples of bytes sequence . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28 2/33 Doc ID 12733 Rev 3 TDA7563B Contents 10 Package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29 11 Revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32 Doc ID 12733 Rev 3 3/33 List of tables TDA7563B List of tables Table 1. Table 2. Table 3. Table 4. Table 5. Table 6. Table 7. Table 8. Table 9. Table 10. Table 11. Table 12. 4/33 Device summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 Absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 Thermal data. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 Electrical characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 Double fault table for turn on diagnostic . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 IB1 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23 IB2 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24 DB1 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24 DB2 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25 DB3 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26 DB4 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27 Document revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32 Doc ID 12733 Rev 3 TDA7563B List of figures List of figures Figure 1. Figure 2. Figure 3. Figure 4. Figure 5. Figure 6. Figure 7. Figure 8. Figure 9. Figure 10. Figure 11. Figure 12. Figure 13. Figure 14. Figure 15. Figure 16. Figure 17. Figure 18. Figure 19. Figure 20. Figure 21. Figure 22. Figure 23. Figure 24. Figure 25. Figure 26. Figure 27. Figure 28. Figure 29. Figure 30. Figure 31. Figure 32. Figure 33. Figure 34. Block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 Application circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 Pins connection diagram of the Flexiwatt27 (top of view). . . . . . . . . . . . . . . . . . . . . . . . . . . 7 Pins connection diagram of the PowerSO36 slug up (top of view) . . . . . . . . . . . . . . . . . . . . 7 Quiescent current vs. supply voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 Output power vs. supply voltage (4W) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 Output power vs. supply voltage (2W) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 Distortion vs. output power (4W, STD) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 Distortion vs. output power (4, HI-EFF) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 Distortion vs. output power (2, STD) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 Distortion vs. frequency (4W) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 Distortion vs. frequency (2W) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 Crosstalk vs. frequency . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 Supply voltage rejection vs. freq. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 Power dissipation and efficiency vs. output power (4W, STD, SINE) . . . . . . . . . . . . . . . . . 13 Power dissipation and efficiency vs. output power (4W, HI-EFF, SINE). . . . . . . . . . . . . . . 13 Power dissipation vs. average output power (audio program simulation, 4W) . . . . . . . . . . 13 Power dissipation vs. average output power (audio program simulation, 2W) . . . . . . . . . . 13 Turn-on diagnostic: working principle . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 SVR and output behavior (Case 1: without turn-on diagnostic) . . . . . . . . . . . . . . . . . . . . . 14 SVR and output pin behavior (Case 2: with turn-on diagnostic) . . . . . . . . . . . . . . . . . . . . . 15 Short circuit detection thresholds . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 Load detection thresholds - high gain setting . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 Load detection threshold - low gain setting . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 Restart timing without diagnostic enable (permanent) . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 Restart timing with diagnostic enable (permanent). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 Current detection: load impedance |Z| vs. output peak voltage . . . . . . . . . . . . . . . . . . . . . 18 Thermal foldback diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 Data validity on the I2C bus . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22 Timing diagram on the I2C bus. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22 Acknowledge on the I2C bus . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22 Flexiwatt27 (horizontal) mechanical data and package dimensions. . . . . . . . . . . . . . . . . . 29 Flexiwatt27 (vertical) mechanical data and package dimensions . . . . . . . . . . . . . . . . . . . . 30 PowerSO36 (slug up) mechanical data and package dimensions . . . . . . . . . . . . . . . . . . . 31 Doc ID 12733 Rev 3 5/33 Block diagram and application circuit 1 TDA7563B Block diagram and application circuit Figure 1. Block diagram CLK DATA VCC1 VCC2 ST-BY/MUTE Thermal Protection & Dump I2CBUS Mute1 Mute2 IN RF Reference CD_OUT Clip Detector F OUT RF+ 16/30dB IN RR Short Circuit Protection & Diagnostic R OUT RFOUT RR+ 16/30dB IN LF OUT RR- Short Circuit Protection & Diagnostic F OUT LF+ 16/30dB IN LR OUT LF- Short Circuit Protection & Diagnostic R OUT LR+ 16/30dB Short Circuit Protection & Diagnostic AC_GND SVR RF RR OUT LR- S_GND TAB LF LR PW_GND Figure 2. Application circuit C8 0.1F C7 3300F Vcc1 V(4V .. VCC) 7 2 DATA 26 CLK 23 Vcc2 21 18 + 19 20 I2C BUS 22 OUT RF + 25 C1 0.22F IN RF 16 24 10 C2 0.22F IN RR + 9 15 8 C3 0.22F IN LF OUT RR 6 12 OUT LF + 3 C4 0.22F IN LR 4 13 S-GND 14 17 11 5 1, 27 OUT LR TAB 47K C5 1F C6 10F V D00AU1231A CD OUT 6/33 Doc ID 12733 Rev 3 TDA7563B 2 Pins description Pins description Figure 3. Pins connection diagram of the Flexiwatt27 (top of view) 27 ADSEL/I2CDIS 27 TAB 26 DATA 26 DATA 25 PW_GND RR 25 PW_GND RR 24 OUT RR- 24 OUT RR- 23 CK 23 CK 22 OUT RR+ 22 OUT RR+ 21 VCC2 21 VCC2 20 OUT RF- 20 OUT RF- 19 PW_GND RF 19 PW_GND RF 18 OUT RF+ 18 OUT RF+ 17 AC GND 17 AC GND 16 IN RF 16 IN RF 15 IN RR 15 IN RR 14 S_GND 14 S_GND IN LR 13 IN LR 12 IN LF 12 IN LF 11 SVR 11 SVR 10 OUT LF+ 10 OUT LF+ 13 9 PW_GND LF 9 PW_GND LF 8 OUT LF- 8 OUT LF- 7 VCC1 7 VCC1 6 OUT LR+ 6 OUT LR+ 5 CD-OUT 5 CD-OUT 4 OUT LR- 4 OUT LR- 3 PW_GND LR 3 PW_GND LR 2 STBY 2 STBY 1 TAB 1 TAB D00AU1416 D00AU1230mod Flexiwatt27 (vertical) Figure 4. Flexiwatt27 (horizontal) Pins connection diagram of the PowerSO36 slug up (top of view) VCC 36 1 TAB OUT3- 35 2 CK N.C. 34 3 N.C. N.C. 33 4 OUT4+ PWGND 32 5 N.C. OUT3+ 31 6 PWGND ACGND 30 7 VCC IN3 29 8 DATA IN4 28 9 OUT4- SGND 27 10 OUT2- IN2 26 11 STBY IN1 25 12 VCC SVR 24 13 PWGND OUT1+ 23 14 N.C. PWGND 22 15 OUT2+ N.C. 21 16 N.C. OUT1- 20 17 N.C. VCC 19 18 CD D04AU1547A Doc ID 12733 Rev 3 7/33 Electrical specifications TDA7563B 3 Electrical specifications 3.1 Absolute maximum ratings Table 2. Absolute maximum ratings Symbol Unit Operating supply voltage 18 V VS DC supply voltage 28 V Vpeak Peak supply voltage (for t = 50ms) 50 V VCK CK pin voltage 6 V Data pin voltage 6 V IO Output peak current (not repetitive t = 100ms) 8 A IO Output peak current (repetitive f > 10Hz) 6 A Power dissipation Tcase = 70C 85 W -55 to 150 C PowerSO Flexiwatt Unit Ptot Tstg, Tj Storage and junction temperature Thermal data Table 3. Thermal data Symbol Rth j-case 3.3 Value Vop VDATA 3.2 Parameter Parameter Thermal resistance junction-to-case 1 Max. 1 C/W Electrical characteristics Refer to the test circuit, VS = 14.4 V; RL = 4 ; f = 1 kHz; GV = 30 dB; Tamb = 25 C; unless otherwise specified. Table 4. Electrical characteristics Symbol Parameter Test condition Min. Typ. Max. Unit Power amplifier VS Supply voltage range - 8 - 18 V Id Total quiescent drain current - - 170 300 mA Max. power (VS = 15.2 V, square wave input (2Vrms)) - 50 - W 25 20 28 22 - W PO 8/33 Output power THD = 10% THD = 1% Doc ID 12733 Rev 3 TDA7563B Table 4. Electrical specifications Electrical characteristics (continued) Symbol PO THD Parameter Output power Total harmonic distortion Test condition Min. Typ. Max. Unit 55 40 32 60 68 50 40 75 - W PO = 1 W to 10 W; STD mode HE mode; PO = 1.5 W HE mode; PO = 8 W - 0.03 0.02 0.15 0.1 0.1 0.5 % PO = 1-10 W, f = 10 kHz - 0.2 0.5 % GV = 16d B; STD mode VO = 0.1 to 5 VRMS - 0.02 0.05 % RL = 2 ; EIAJ (VS = 13.7 V) RL = 2 ; THD 10 % RL = 2 ; THD 1 % RL = 2 ; max power CT Cross talk f = 1 kHz to 10 kHz, Rg = 600 50 60 - dB RIN Input impedance - 60 100 130 k GV1 Voltage gain 1 - 29.5 30 30.5 dB Voltage gain match 1 - -1 - 1 dB Voltage gain 2 - 15.5 16 16.5 dB GV2 Voltage gain match 2 - -1 - 1 dB EIN1 Output noise voltage 1 Rg = 600 20 Hz to 22 kHz - 50 100 V EIN2 Output noise voltage 2 Rg = 600 ; GV = 16 dB 20 Hz to 22 kHz - 15 30 V SVR Supply voltage rejection f = 100 Hz to 10 kHz; Vr = 1 Vpk; Rg = 600 50 60 - dB BW Power bandwidth - 100 - - kHz ASB Standby attenuation - 90 110 - dB ISB Standby current Vst-by = 0 - 1 10 A AM Mute attenuation - 80 100 - dB VOS Offset voltage Mute and play -100 0 100 mV VAM Min. supply mute threshold - 7 7.5 8 V TON Turn on delay D2/D1 (IB1) 0 to 1 - 5 20 ms TOFF Turn off delay D2/D1 (IB1) 1 to 0 - 5 20 ms VSBY Standby/mute pin for st-by - 0 - 1.5 V VMU Standby/mute pin for mute - 3.5 - 5 V Input CMRR VCM = 1 Vpk-pk; Rg = 0 - 55 - dB VOP Standby/mute pin for operating - 7 - VS V 20 40 A Standby/mute pin current Vst-by/mute = 8.5 V - IMU Vst-by/mute < 1.5 V - 0 5 A GV1 GV2 CMRR CDLK Clip det high leakage current CD off / VCD = 6 V - 0 5 A CDSAT Clip det sat. voltage CD on; ICD = 1 mA - - 300 mV Doc ID 12733 Rev 3 9/33 Electrical specifications Table 4. Symbol CDTHD TDA7563B Electrical characteristics (continued) Parameter Test condition Min. Typ. Max. Unit D0 (IB1) = 1 5 10 15 % D0 (IB1) = 0 1 2 3 % Clip det THD level Turn on diagnostics 1 (Power amplifier mode) Pgnd Short to GND det. (below this limit, the Output is considered in short circuit to GND) - - 1.2 V Pvs Short to Vs det. (above this limit, the output is considered in short circuit to Vs) Vs -1.2 - - V Pnop Normal operation thresholds. (within these limits, the output is considered without faults). 1.8 - Vs -1.8 V - - 0.5 Power amplifier in standby Lsc Shorted load det. Lop Open load det. 130 - Lnop Normal load det. 1.5 - 70 Turn on diagnostics 2 (Line driver mode) Pgnd Short to GND det. (below this limit, the output is considered in short circuit to GND) - - 1.2 V Pvs Short to Vs det. (above this limit, the output is considered in short circuit to Vs) Vs -1.2 - - V Pnop Normal operation thresholds. (within these limits, the output is considered without faults). 1.8 - Vs -1.8 V - - 1.5 Power amplifier in standby Lsc Shorted load det. Lop Open Load det. 400 - Lnop Normal Load det. 4.5 - 200 - - 1.2 V Vs -1.2 - - V 1.8 - Vs -1.8 V Power amplifier mode - - 0.5 Line driver mode - - 1.5 Permanent diagnostics 2 (Power amplifier mode or line driver mode) Pgnd Pvs Pnop LSC 10/33 Short to GND det. (below this limit, the output is considered in short circuit to GND) Short to Vs det. (above this limit, Power amplifier in mute or play, the output is considered in short one or more short circuits circuit to Vs) protection activated Normal operation thresholds. (within these limits, the output is considered without faults). Shorted load det. Doc ID 12733 Rev 3 TDA7563B Table 4. Electrical specifications Electrical characteristics (continued) Symbol Parameter Test condition Power amplifier in play, AC input signals = 0 VO Offset detection INL Normal load current detection IOL Open load current detection Min. Typ. Max. Unit 1.5 2 2.5 V 500 - - mA - - 250 mA VO < (VS-5)pk I2C bus interface SCL Clock frequency - - - 400 kHz VIL Input low voltage - - - 1.5 V VIH Input high voltage - 2.3 - - V 3.4 Electrical characteristics curves Figure 5. Quiescent current vs. supply voltage Figure 6. Id (mA) Output power vs. supply voltage (4) Po (W) 250 70 65 230 210 Po-max 60 Vin = 0 NO LOADS RL = 4 Ohm f = 1 KHz 55 50 190 THD = 10 % 45 170 40 150 35 30 130 25 110 20 90 15 THD = 1 % 10 70 8 10 12 14 16 18 Vs (V) Figure 7. 5 8 9 Output power vs. supply voltage (2) Figure 8. Po (W) 100 10 12 13 Vs (V) 14 15 16 17 18 Distortion vs. output power (4, STD) STANDARD MODE Vs = 14.4 V RL = 4 Ohm Po-max RL = 2 Ohm f = 1 KHz 70 11 THD (%) 90 80 10 1 THD = 10 % 60 f = 10 KHz 50 40 0.1 30 f = 1 KHz THD = 1 % 20 10 8 9 10 11 12 Vs (V) 13 14 15 16 0.01 0.1 1 10 Po (W) Doc ID 12733 Rev 3 11/33 Electrical specifications Figure 9. 10 TDA7563B Distortion vs. output power (4, HI- Figure 10. Distortion vs. output power (2, EFF) STD) THD (%) THD (%) 10 HI-EFF MODE Vs = 14.4 V RL = 4 Ohm 1 HI-EFF MODE Vs = 14.4 V RL = 2 Ohm 1 f = 10 KHz f = 10 KHz 0.1 f = 1 KHz 0.1 f = 1 KHz 0.01 0.001 0.1 1 0.01 0.1 10 Po (W) Figure 12. Distortion vs. frequency (2) THD (%) THD (%) 10 10 STANDARD MODE Vs = 14.4 V RL = 4 Ohm Po = 4 W 1 0.1 100 f (Hz) 1000 10000 Figure 13. Crosstalk vs. frequency 0.01 10 90 80 80 70 70 60 1000 10000 60 STANDARD MODE RL = 4 Ohm Po = 4 W Rg = 600 Ohm 50 40 30 STD & HE MODE Rg = 600 Ohm Vripple = 1 Vpk 30 100 1000 f (Hz) 12/33 f (Hz) SVR (dB) CROSSTALK (dB) 20 10 100 Figure 14. Supply voltage rejection vs. freq. 90 40 STANDARD MODE Vs = 14.4 V RL = 2 Ohm Po = 4 W 0.1 0.01 10 50 10 Po (W) Figure 11. Distortion vs. frequency (4) 1 1 10000 20 10 Doc ID 12733 Rev 3 100 f (Hz) 1000 10000 TDA7563B Electrical specifications Figure 15. Power dissipation and efficiency vs. Figure 16. Power dissipation and efficiency vs. output power (4, STD, SINE) output power (4W, HI-EFF, SINE) n (%) Ptot (W) 90 n STANDARD MODE Vs = 14.4 V RL = 4 x 4 Ohm f = 1 KHz SINE 80 90 80 80 70 70 60 60 60 50 50 50 70 n (%) Ptot (W) 90 90 HI-EFF MODE Vs = 14.4 V RL = 4 x 4 Ohm f = 1 KHz SINE 80 n 70 60 50 Ptot 40 40 40 30 30 30 30 20 20 20 20 10 10 10 10 40 Ptot 0 0 2 4 6 8 0 10 12 14 16 18 20 22 24 26 28 30 Po (W) Figure 17. Power dissipation vs. average output power (audio program simulation, 4) 0 0 0.1 1 10 Po (W) Figure 18. Power dissipation vs. average output power (audio program simulation, 2) Ptot (W) Ptot (W ) 45 90 40 35 80 STD MODE Vs = 14 V RL = 4 x 4 Ohm GAUSSIAN NOISE Vs = 14 V RL = 4 x 2 Ohm GAUSSIAN NOISE 70 STD MODE 60 30 CLIP START 25 50 HI-EFF MODE 20 CLIP START 40 15 30 10 20 5 10 HI-EFF MODE 0 0 0 1 2 3 4 5 0 Po (W) Doc ID 12733 Rev 3 1 2 3 4 5 Po (W ) 6 7 8 9 13/33 Diagnostics functional description TDA7563B 4 Diagnostics functional description 4.1 Turn-on diagnostic It is activated at the turn-on (standby out) under I2C bus request. Detectable output faults are: Short to GND Short to Vs Short across the speaker Open speaker To verify if any of the above misconnections are in place, a subsonic (inaudible) current pulse (Figure 19) is internally generated, sent through the speaker(s) and sunk back. The turn on diagnostic status is internally stored until a successive diagnostic pulse is requested (after a I2C reading). If the "standby out" and "diag. enable" commands are both given through a single programming step, the pulse takes place first (power stage still in standby mode, low, outputs= high impedance). Afterwards, when the amplifier is biased, the permanent diagnostic takes place. The previous turn on state is kept until a short appears at the outputs. Figure 19. Turn-on diagnostic: working principle Vs~5V Isource I (mA) Isource CH+ Isink CHIsink ~100mS t (ms) Measure time Figure 20 and 21 show SVR and output waveforms at the turn-on (standby out) with and without turn-on diagnostic. Figure 20. SVR and output behavior (Case 1: without turn-on diagnostic) Vsvr Out Permanent diagnostic acquisition time (100mS Typ) Bias (power amp turn-on) I2CB DATA 14/33 t Diagnostic Enable (Permanent) FAULT event Permanent Diagnostics data (output) permitted time Doc ID 12733 Rev 3 Read Data TDA7563B Diagnostics functional description Figure 21. SVR and output pin behavior (Case 2: with turn-on diagnostic) Vsvr Out Turn-on diagnostic acquisition time (100mS Typ) Permanent diagnostic acquisition time (100mS Typ) Turn-on Diagnostics data (output) permitted time Diagnostic Enable (Turn-on) Bias (power amp turn-on) permitted time FAULT event Diagnostic Enable (Permanent) Read Data t Permanent Diagnostics data (output) permitted time I2CB DATA The information related to the outputs status is read and memorized at the end of the current pulse top. The acquisition time is 100 ms (typ.). No audible noise is generated in the process. As for short to GND / Vs the fault-detection thresholds remain unchanged from 30 dB to 16 dB gain setting. They are as follows: Figure 22. Short circuit detection thresholds S.C. to GND 0V x 1.2V Normal Operation 1.8V x VS-1.8V S.C. to Vs VS-1.2V D01AU1253 VS Concerning short across the speaker / open speaker, the threshold varies from 30 dB to 16 dB gain setting, since different loads are expected (either normal speaker's impedance or high impedance). The values in case of 30 dB gain are as follows: Figure 23. Load detection thresholds - high gain setting S.C. across Load 0V x 0.5 Normal Operation 1.5 x Open Load 130 70 Infinite D01AU1254 If the line-driver mode (Gv= 16 dB and line driver mode diagnostic = 1) is selected, the same thresholds will change as follows: Figure 24. Load detection threshold - low gain setting S.C. across Load 0 1.5 x Normal Operation 7 180 x Open Load 330 infinite D01AU1252mod Doc ID 12733 Rev 3 15/33 Diagnostics functional description 4.2 TDA7563B Permanent diagnostics Detectable conventional faults are: - Short to GND - Short to Vs - Short across the speaker The following additional features are provided: - Output offset detection The TDA7563B has 2 operating statuses: 1. Restart mode. The diagnostic is not enabled. Each audio channel operates independently from each other. If any of the a.m. faults occurs, only the channel(s) interested is shut down. A check of the output status is made every 1 ms (Figure 25). Restart takes place when the overload is removed. 2. Diagnostic mode. It is enabled via I2C bus and self activates if an output overload (such to cause the intervention of the short-circuit protection) occurs to the speakers outputs. Once activated, the diagnostics procedure develops as follows (Figure 26): - To avoid momentary re-circulation spikes from giving erroneous diagnostics, a check of the output status is made after 1ms: if normal situation (no overloads) is detected, the diagnostic is not performed and the channel returns back active. - Instead, if an overload is detected during the check after 1 ms, then a diagnostic cycle having a duration of about 100 ms is started. - After a diagnostic cycle, the audio channel interested by the fault is switched to restart mode. The relevant data are stored inside the device and can be read by the microprocessor. When one cycle has terminated, the next one is activated by an I2C reading. This is to ensure continuous diagnostics throughout the car-radio operating time. - To check the status of the device a sampling system is needed. The timing is chosen at microprocessor level (over half a second is recommended). Figure 25. Restart timing without diagnostic enable (permanent) - Each 1mS time, a sampling of the fault is done Out 1-2mS 1mS 1mS 1mS 1mS t Overcurrent and short circuit protection intervention (i.e. short circuit to GND) Short circuit removed Figure 26. Restart timing with diagnostic enable (permanent) 1-2mS 100/200mS 1mS 1mS t Overcurrent and short circuit protection intervention (i.e. short circuit to GND) 16/33 Short circuit removed Doc ID 12733 Rev 3 TDA7563B 4.3 Diagnostics functional description Output DC offset detection Any DC output offset exceeding 2 V are signalled out. This inconvenient might occur as a consequence of initially defective or aged and worn-out input capacitors feeding a DC component to the inputs, so putting the speakers at risk of overheating. This diagnostic has to be performed with low-level output AC signal (or Vin = 0). The test is run with selectable time duration by microprocessor (from a "start" to a "stop" command): - Start = Last reading operation or setting IB1 - D5 - (offset enable) to 1 - Stop = Actual reading operation Excess offset is signalled out if persistent throughout the assigned testing time. This feature is disabled if any overloads leading to activation of the short-circuit protection occurs in the process. 4.4 AC diagnostic It is targeted at detecting accidental disconnection of tweeters in 2-way speaker and, more in general, presence of capacitively (AC) coupled loads. This diagnostic is based on the notion that the overall speaker's impedance (woofer + parallel tweeter) will tend to increase towards high frequencies if the tweeter gets disconnected, because the remaining speaker (woofer) would be out of its operating range (high impedance). The diagnostic decision is made according to peak output current thresholds, as follows: Iout > 500 mApk = normal status Iout < 250 mApk = open tweeter To correctly implement this feature, it is necessary to briefly provide a signal tone (with the amplifier in "play") whose frequency and magnitude are such to determine an output current higher than 500 mApk with in normal conditions and lower than 250 mApk should the parallel tweeter be missing. The test has to last for a minimum number of 3 sine cycles starting from the activation of the AC diagnostic function IB2 < D2 > 0 up to the I2C reading of the results (measuring period). To confirm presence of tweeter, it is necessary to find at least 3 current pulses over 500 mA over all the measuring period, else an "open tweeter" message will be issued. The frequency / magnitude setting of the test tone depends on the impedance characteristics of each specific speaker being used, with or without the tweeter connected (to be calculated case by case). High-frequency tones (> 10 kHz) or even ultrasonic signals are recommended for their negligible acoustic impact and also to maximize the impedance module's ratio between with tweeter-on and tweeter-off. Figure 27 shows the load impedance as a function of the peak output voltage and the relevant diagnostic fields. This feature is disabled if any overloads leading to activation of the short-circuit protection occurs in the process. Doc ID 12733 Rev 3 17/33 Diagnostics functional description TDA7563B Figure 27. Current detection: load impedance |Z| vs. output peak voltage Load |z| (Ohm) 50 Iout (peak) <250mA 30 20 Low current detection area (Open load) D5 = 1 of the DBx byres Iout (peak) >500mA 10 High current detection area (Normal load) D5 = 0 of the DBx bytes 5 3 2 1 1 2 3 4 5 Vout (Peak) 18/33 Doc ID 12733 Rev 3 6 7 8 TDA7563B 5 Multiple faults Multiple faults When more misconnections are simultaneously in place at the audio outputs, it is guaranteed that at least one of them is initially read out. The others are notified after successive cycles of I2C reading and faults removal, provided that the diagnostic is enabled. This is true for both kinds of diagnostic (Turn on and Permanent). The table below shows all the couples of double-fault possible. It should be taken into account that a short circuit with the 4 ohm speaker unconnected is considered as double fault. Table 5. Double fault table for turn on diagnostic - S. GND (so) S. GND (sk) S. Vs S. Across L. Open L. S. GND (so) S. GND S. GND S. Vs + S. GND S. GND S. GND S. GND (sk) / S. GND S. Vs S. GND Open L. (*) S. Vs / / S. Vs S. Vs S. Vs S. Across L. / / / S. Across L. N.A. Open L. / / / / Open L. (*) S. GND (so) / S. GND (sk) in the above table make a distinction according to which of the 2 outputs is shorted to ground (test-current source side= so, test-current sink side = sk). More precisely, in Channels LF and RR, so = CH+, sk = CH-; in Channels LR and RF, so = CH-, sk = CH+. In permanent diagnostic the table is the same, with only a difference concerning open load (*), which is not among the recognizable faults. Should an open load be present during the device's normal working, it would be detected at a subsequent Turn on Diagnostic cycle (i.e. at the successive car radio turn-on). 5.1 Faults availability All the results coming from I2C bus, by read operations, are the consequence of measurements inside a defined period of time. If the fault is stable throughout the whole period, it will be sent out. To guarantee always resident functions, every kind of diagnostic cycles (turn-on, permanent, offset) will be reactivate after any I2C reading operation. So, when the micro reads the I2C, a new cycle will be able to start, but the read data will come from the previous diag. cycle (i.e. The device is in turn-on state, with a short to GND, then the short is removed and micro reads I2C. The short to GND is still present in bytes, because it is the result of the previous cycle. If another I2C reading operation occurs, the bytes do not show the short). In general to observe a change in diagnostic bytes, two I2C reading operations are necessary. Doc ID 12733 Rev 3 19/33 Thermal protection 6 TDA7563B Thermal protection Thermal protection is implemented through thermal foldback (Figure 28). Thermal foldback begins limiting the audio input to the amplifier stage as the junction temperatures rise above the normal operating range. This effectively limits the output power capability of the device thus reducing the temperature to acceptable levels without totally interrupting the operation of the device. The output power will decrease to the point at which thermal equilibrium is reached. Thermal equilibrium will be reached when the reduction in output power reduces the dissipated power such that the die temperature falls below the thermal foldback threshold. Should the device cool, the audio level will increase until a new thermal equilibrium is reached or the amplifier reaches full power. Thermal foldback will reduce the audio output level in a linear manner. Three thermal warning are available through the I2C bus data. Figure 28. Thermal foldback diagram Vout Vout TH. WARN. TH. WARN. TH. WARN. ON ON ON 125 140 155 TH. SH. START < TSD CD out TH. SH. END > TSD (with same input signal) Tj ( C) Tj ( C) Tj ( C) 6.1 Fast muting The muting time can be shortened to less than 1.5 ms by setting (IB2) D5 = 1. This option can be useful in transient battery situations (i.e. during car engine cranking) to quickly turnoff the amplifier for avoiding any audible effects caused by noise/transients being injected by preamp stages. The bit must be set back to "0" shortly after the mute transition. 20/33 Doc ID 12733 Rev 3 I2C bus TDA7563B 7 I2C bus 7.1 I2C programming/reading sequences A correct turn on/off sequence respectful of the diagnostic timings and producing no audible noises could be as follows (after battery connection): 7.2 - TURN-ON: PIN2 > 7 V --- 10 ms --- (STANDBY OUT + DIAG ENABLE) --- 500 ms (min) --- MUTING OUT - TURN-OFF: MUTING IN --- 20 ms --- (DIAG DISABLE + STANDBY IN) --- 10 ms -- PIN2 = 0 - Car radio installation: PIN2 > 7V --- 10ms DIAG ENABLE (write) --- 200 ms --- I2C read (repeat until All faults disappear). - OFFSET TEST: Device in play (no signal) -- OFFSET ENABLE - 30 ms - I2C reading (repeat I2C reading until high-offset message disappears). I2C bus interface Data transmission from microprocessor to the TDA7563B and viceversa takes place through the 2 wires I2C bus interface, consisting of the two lines SDA and SCL (pull-up resistors to positive supply voltage must be connected). 7.2.1 Data validity As shown by Figure 29, the data on the SDA line must be stable during the high period of the clock. The high and low state of the data line can only change when the clock signal on the SCL line is low. 7.2.2 Start and stop conditions As shown by Figure 30 a start condition is a high to low transition of the SDA line while SCL is high. The stop condition is a low to high transition of the SDA line while SCL is high. 7.2.3 Byte format Every byte transferred to the SDA line must contain 8 bits. Each byte must be followed by an acknowledge bit. The MSB is transferred first. Doc ID 12733 Rev 3 21/33 I2C bus 7.2.4 TDA7563B Acknowledge The transmitter* puts a resistive HIGH level on the SDA line during the acknowledge clock pulse (see Figure 31). The receiver** the acknowledges has to pull-down (LOW) the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during this clock pulse. * Transmitter - master (P) when it writes an address to the TDA7563B - slave (TDA7563B) when the P reads a data byte from TDA7563B ** Receiver - slave (TDA7563B) when the P writes an address to the TDA7563B - master (P) when it reads a data byte from TDA7563B Figure 29. Data validity on the I2C bus SDA SCL DATA LINE STABLE, DATA VALID CHANGE DATA ALLOWED D99AU1031 Figure 30. Timing diagram on the I2C bus SCL I2CBUS SDA D99AU1032 START STOP Figure 31. Acknowledge on the I2C bus SCL 1 2 3 7 8 9 SDA MSB START 22/33 D99AU1033 Doc ID 12733 Rev 3 ACKNOWLEDGMENT FROM RECEIVER TDA7563B 8 Software specifications Software specifications All the functions of the TDA7563B are activated by I2C interface. The bit 0 of the "Address Byte" defines if the next bytes are write instruction (from P to TDA7563B) or read instruction (from TDA7563B to P). Chip address D7 D0 1 1 0 1 1 0 0 X D8 Hex X = 0 Write to device X = 1 Read from device If R/W = 0, the P sends 2 "Instruction Bytes": IB1 and IB2. Table 6. IB1 Bit Instruction decoding bit D7 0 D6 Diagnostic enable (D6 = 1) Diagnostic defeat (D6 = 0) D5 Offset detection enable (D5 = 1) Offset detection defeat (D5 = 0) D4 Front channel Gain = 30 dB (D4 = 0) Gain = 16 dB (D4 = 1) D3 Rear channel Gain = 30 dB (D3 = 0) Gain = 16 dB (D3 = 1) D2 Mute front channels (D2 = 0) Unmute front channels (D2 = 1) D1 Mute rear channels (D1 = 0) Unmute rear channels (D1 = 1) D0 CD 2% (D0 = 0) CD 10% (D0 = 1) Doc ID 12733 Rev 3 23/33 Software specifications Table 7. TDA7563B IB2 Bit Instruction decoding bit D7 0 D6 0 D5 Normal muting time (D5 = 0) Fast muting time (D5 = 1) D4 Standby on - Amplifier not working - (D4 = 0) Standby off - Amplifier working - (D4 = 1) D3 Power amplifier mode diagnostic (D3 = 0) Line driver mode diagnostic (D3 = 1) D2 Current detection diagnostic enabled (D2 =1) Current detection diagnostic defeat (D2 =0) D1 Right channel power amplifier working in standard mode (D1 = 0) Power amplifier working in high efficiency mode (D1 = 1) D0 Left channel power amplifier working in standard mode (D0 = 0) Power amplifier working in high efficiency mode (D0 = 1) If R/W = 1, the TDA7563B sends 4 "Diagnostics Bytes" to P: DB1, DB2, DB3 and DB4. Table 8. DB1 Bit 24/33 Instruction decoding bit D7 Thermal warning 1 active (D7 = 1), Tj =155C D6 Diag. cycle not activated or not terminated (D6 = 0) Diag. cycle terminated (D6 = 1) D5 Channel LF Current Detection Output peak current < 250mA - Output load (D5 = 1) Output peak current > 500mA - Output load (D5 = 0) D4 Channel LF Turn-on diagnostic (D4 = 0) Permanent diagnostic (D4 = 1) D3 Channel LF Normal load (D3 = 0) Short load (D3 = 1) D2 Channel LF Turn-on diag.: No open load (D2 = 0) Open load detection (D2 = 1) Offset diag.: No output offset (D2 = 0) Output offset detection (D2 = 1) D1 Channel LF No short to Vcc (D1 = 0) Short to Vcc (D1 = 1) D0 Channel LF No short to GND (D1 = 0) Short to GND (D1 = 1) Doc ID 12733 Rev 3 TDA7563B Software specifications Table 9. DB2 Bit Instruction decoding bit D7 Offset detection not activated (D7 = 0) Offset detection activated (D7 = 1) D6 X D5 Channel LR Current Detection Output peak current < 250mA - Output load (D5 = 1) Output peak current > 500mA - Output load (D5 = 0) D4 Channel LR Turn-on diagnostic (D4 = 0) Permanent diagnostic (D4 = 1) D3 Channel LR Normal load (D3 = 0) Short load (D3 = 1) D2 Channel LR Turn-on diag.: No open load (D2 = 0) Open load detection (D2 = 1) Permanent diag.: No output offset (D2 = 0) Output offset detection (D2 = 1) D1 Channel LR No short to Vcc (D1 = 0) Short to Vcc (D1 = 1) D0 Channel LR No short to GND (D1 = 0) Short to GND (D1 = 1) Doc ID 12733 Rev 3 25/33 Software specifications Table 10. TDA7563B DB3 Bit 26/33 Instruction decoding bit D7 Standby status (= IB2 - D4) D6 Diagnostic status (= IB1 - D6) D5 Channel RF Current detection Output peak current <250mA - Output load (D5 = 1) Output peak current >500mA - Output load (D5 = 0) D4 Channel RF Turn-on diagnostic (D4 = 0) Permanent diagnostic (D4 = 1) D3 Channel RF Normal load (D3 = 0) Short load (D3 = 1) D2 Channel RF Turn-on diag.: No open load (D2 = 0) Open load detection (D2 = 1) Permanent diag.: No output offset (D2 = 0) Output offset detection (D2 = 1) D1 Channel RF No short to Vcc (D1 = 0) Short to Vcc (D1 = 1) D0 Channel RF No short to GND (D1 = 0) Short to GND (D1 = 1) Doc ID 12733 Rev 3 TDA7563B Software specifications Table 11. DB4 Bit Instruction decoding bit D7 Thermal warning 2 active (D7 = 1), Tj = 140C D6 Thermal warning 3 active (D6 = 1) Tj = 120C D5 Channel RR Current detection Output peak current <250mA - Output load (D5 = 1) Output peak current >500mA - Output load (D5 = 0) D4 Channel RR Turn-on diagnostic (D4 = 0) Permanent diagnostic (D4 = 1) D3 Channel R R Normal load (D3 = 0) Short load (D3 = 1) D2 Channel RR Turn-on diag.: No open load (D2 = 0) Open load detection (D2 = 1) Permanent diag.: No output offset (D2 = 0) Output offset detection (D2 = 1) D1 Channel RR No short to Vcc (D1 = 0) Short to Vcc (D1 = 1) D0 Channel RR No short to GND (D1 = 0) Short to GND (D1 = 1) Doc ID 12733 Rev 3 27/33 Examples of bytes sequence 9 TDA7563B Examples of bytes sequence 1 - Turn-On diagnostic - write operation Start Address byte with D0 = 0 ACK IB1 with D6 = 1 ACK IB2 ACK STOP 2 - Turn-On diagnostic - read operation Start Address byte with D0 = 1 ACK DB1 ACK DB2 ACK DB3 ACK DB4 ACK STOP The delay from 1 to 2 can be selected by software, starting from 1ms 3a - Turn-on of the power amplifier with 30dB gain, mute on, diagnostic defeat, CD = 2% . Start Address byte with D0 = 0 ACK IB1 ACK X0000000 IB2 ACK STOP ACK STOP ACK STOP XXX1XX11 3b - Turn-off of the power amplifier Start Address byte with D0 = 0 ACK IB1 ACK X0XXXXXX IB2 XXX0XXXX 4 - Offset detection procedure enable Start Address byte with D0 = 0 ACK IB1 XX1XX11X ACK IB2 XXX1XXXX 5 - Offset detection procedure stop and reading operation (the results are valid only for the offset detection bits (D2 of the bytes DB1, DB2, DB3, DB4) . Start Address byte with D0 = 1 ACK DB1 28/33 ACK DB2 ACK DB3 ACK DB4 ACK STOP The purpose of this test is to check if a D.C. offset (2V typ.) is present on the outputs, produced by input capacitor with anomalous leakage current or humidity between pins. The delay from 4 to 5 can be selected by software, starting from 1ms Doc ID 12733 Rev 3 TDA7563B 10 Package information Package information In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK(R) packages, depending on their level of environmental compliance. ECOPACK(R) specifications, grade definitions and product status are available at: www.st.com. ECOPACK(R) is an ST trademark. Figure 32. Flexiwatt27 (horizontal) mechanical data and package dimensions DIM. A B C D E F (1) G G1 H (2) H1 H2 H3 L (2) L1 L2 (2) L3 L4 L5 L6 M M1 M2 N P R R1 R2 R3 R4 V V1 V2 V3 MIN. 4.45 1.80 0.37 0.80 25.75 28.90 21.64 10.15 15.50 7.70 5.15 1.80 2.75 3.20 mm TYP. 4.50 1.90 1.40 2.00 0.39 1.00 26.00 29.23 17.00 12.80 0.80 22.04 10.5 15.70 7.85 5 5.45 1.95 3.00 4.73 5.61 2.20 3.50 1.70 0.50 0.30 1.25 0.50 MAX. 4.65 2.00 MIN. 0.175 0.070 0.42 0.57 1.20 26.25 29.30 0.031 1.014 1.139 22.44 10.85 15.90 7.95 0.852 0.40 0.610 0.303 5.85 2.10 3.50 0.203 0.070 0.108 3.80 0.126 0.014 inch TYP. 0.177 0.074 0.055 0.079 0.015 0.040 1.023 1.150 0.669 0.503 0.031 0.868 0.413 0.618 0.309 0.197 0.214 0.077 0.118 0.186 0.220 0.086 0.138 0.067 0.02 0.12 0.049 0.02 MAX. 0.183 0.079 OUTLINE AND MECHANICAL DATA 0.016 0.022 0.047 1.033 1.153 0.883 0.427 0.626 0.313 0.23 0.083 0.138 0.15 5 (Typ.) 3 (Typ.) 20 (Typ.) 45 (Typ.) Flexiwatt27 (Horizontal) (1): dam-bar protusion not included; (2): molding protusion included 7399738 A Doc ID 12733 Rev 3 29/33 Package information TDA7563B Figure 33. Flexiwatt27 (vertical) mechanical data and package dimensions DIM. MIN. 4.45 1.80 A B C D E F (1) G G1 H (2) H1 H2 H3 L (2) L1 L2 (2) L3 L4 L5 M M1 N O R R1 R2 R3 R4 V V1 V2 V3 0.75 0.37 0.80 25.75 28.90 22.07 18.57 15.50 7.70 3.70 3.60 mm TYP. 4.50 1.90 1.40 0.90 0.39 1.00 26.00 29.23 17.00 12.80 0.80 22.47 18.97 15.70 7.85 5 3.5 4.00 4.00 2.20 2 1.70 0.5 0.3 1.25 0.50 MAX. 4.65 2.00 MIN. 0.175 0.070 1.05 0.42 0.57 1.20 26.25 29.30 0.029 0.014 0.031 1.014 1.139 22.87 19.37 15.90 7.95 0.869 0.731 0.610 0.303 4.30 4.40 0.145 0.142 inch TYP. 0.177 0.074 0.055 0.035 0.015 0.040 1.023 1.150 0.669 0.503 0.031 0.884 0.747 0.618 0.309 0.197 0.138 0.157 0.157 0.086 0.079 0.067 0.02 0.12 0.049 0.019 MAX. 0.183 0.079 OUTLINE AND MECHANICAL DATA 0.041 0.016 0.022 0.047 1.033 1.153 0.904 0.762 0.626 0.313 0.169 0.173 5 (Typ.) 3 (Typ.) 20 (Typ.) 45 (Typ.) Flexiwatt27 (vertical) (1): dam-bar protusion not included (2): molding protusion included V C B V H H1 V3 A H2 O H3 R3 L4 R4 V1 R2 L2 N L3 R L L1 V1 V2 R2 D R1 L5 Pin 1 R1 R1 E G G1 F FLEX27ME M M1 7139011 30/33 Doc ID 12733 Rev 3 TDA7563B Package information Figure 34. PowerSO36 (slug up) mechanical data and package dimensions DIM. A A2 A4 A5 a1 b c D D1 D2 E E1 E2 E3 E4 e e3 G H h L N s MIN. 3.270 3.100 0.800 0.030 0.220 0.230 15.800 9.400 13.900 10.900 5.800 2.900 0 15.500 0.800 - mm TYP. 0.200 1.000 0.650 11.050 - MAX. 3.410 3.180 1.000 -0.040 0.380 0.320 16.000 9.800 14.500 11.100 2.900 6.200 3.200 0.075 15.900 1.100 1.100 10 8 MIN. 0.1287 0.1220 0.0315 0.0012 0.0087 0.0091 0.6220 0.3701 0.5472 0.4291 0.2283 0.1142 0 0.6102 0.0315 - inch TYP. 0.0079 0.0394 0.0256 0.4350 - MAX. 0.1343 0.1252 0.0394 -0.0016 0.0150 0.0126 0.6299 0.3858 0.5709 0.4370 0.1142 0.2441 0.1260 0.0031 0.6260 0.0433 0.0433 10 8 OUTLINE AND MECHANICAL DATA PowerSO36 (SLUG UP) (1) "D and E1" do not include mold flash or protusions. Mold flash or protusions shall not exceed 0.15mm (0.006"). (2) No intrusion allowed inwards the leads. 7183931 G Doc ID 12733 Rev 3 31/33 Revision history 11 TDA7563B Revision history Table 12. 32/33 Document revision history Date Revision Changes 05-Oct-2006 1 Initial release. 19-Dec-2007 2 Updated Table 3: Thermal data. 14-Dec-2009 3 Updated Figure 34: PowerSO36 (slug up) mechanical data and package dimensions on page 31. Doc ID 12733 Rev 3 TDA7563B Please Read Carefully: Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice. All ST products are sold pursuant to ST's terms and conditions of sale. Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein. UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK. Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST. ST and the ST logo are trademarks or registered trademarks of ST in various countries. Information in this document supersedes and replaces all information previously supplied. The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners. (c) 2009 STMicroelectronics - All rights reserved STMicroelectronics group of companies Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America www.st.com Doc ID 12733 Rev 3 33/33