TDA7266
7+7W DUAL BRIDGE AMPLIFIER
WIDE SUPPLY VOLTAGE RANGE (3-18V)
MINIMUM EXTERNAL COMPONENTS
– NO SWR CAPACITOR
– NO BOOTSTRA P
– NO BOUCHEROT CELLS
– INTERNALLY FIXED GAIN
STAND-BY & MUTE FUNCTIONS
SHORT CIR C U IT PROTECTION
THERMAL OVERLOAD PROTECTION
DESCRIPTION
The TDA7266 is a dual bridge amplifier specially
designed for TV and Portable Radio applications.
March 2002
®
1
2
4
Vref
ST-BY 7
IN1
0.22µF
VCC
133
D94AU175B
+
-
-
+
OUT1+
OUT1-
15
14
12
MUTE 6
IN2
0.22µF
+
-
-
+
OUT2+
OUT2-
8
9
S-GND
PW-GND
470µF 100nF
BLOCK AND APPL ICATION DIAGRAM
Multiwatt 15
ORDERING NUMBER: TDA7266
TECHNOLOGY BI2 0 II
1/9
ELECTRICAL CHARACTERISTICS (VCC = 11V, RL = 8Ω, f = 1kHz, Tamb = 25°C unless otherwise
specified.)
Symbol Parameter Test Condition Min. Typ. Max. Unit
VCC Supply Range 3 11 18 V
IqTotal Quiescent Current 50 65 mA
VOS Output Offset Voltage 120 mV
POOutput Power THD = 10% 6.3 7 W
THD Total Harmonic Distortion PO = 1W 0.05 0.2 %
PO = 0.1W to 2W
f = 100Hz to 15kHz 1%
SVR Supply Voltage Rejection f = 100Hz VR = 0.5V 40 56 dB
CT Crosstalk 46 60 dB
AMUTE Mute Attenuation 60 80 dB
TWThermal Threshold 150 °C
GVClosed Loop Voltage Gain 25 26 27 dB
∆Gv Voltage Gain Matching 0.5 dB
RiInput Resistance 25 30 KΩ
VTMUTE Mute Threshold for VCC > 6.4V; VO = -30dB
for VCC < 6.4V; VO = -30dB 2.3
VCC/2
-1
2.9
VCC/2
-0.75
4.1
VCC/2
-0.5
V
V
1
2
3
4
5
6
7
9
10
11
8
N.C.
N.C.
S-GND
PW-GND
ST-BY
MUTE
N.C.
IN1
VCC
OUT1-
OUT1+
13
14
15
12
OUT2+
OUT2-
VCC
IN2
D95AU261
PIN C ONNECTION (Top view)
ABSOLUTE MAXIMUM RATINGS
Symbol Parameter Value Unit
VSSupply Voltage 20 V
IOOutput Peak Current (internally limited) 2 A
Ptot Total Power Dissipation (Tcase = 70°C) 33 W
Top Operating Temperature 0 to 70 °C
Tstg, TjStorage and Junction Temperature -40 to +150 °C
THERMAL DATA
Symbol Description Value Unit
Rth j-case Thermal Resistance Junction to case Typ. 1.4 Max. 2 °C/W
TDA7266
2/9
1
2
4
Vref
ST-BY 7
IN1
C1 0.22µF
VCC
133
D95AU258A
+
-
-
+
OUT1+
OUT1-
15
14
12
MUTE 6
IN2
C3 0.22µF
+
-
-
+
OUT2+
OUT2-
8
9
S-GND
PW-GND
C5
470µFC6
100nF
R1 10K
C2
10µF
µP
R2 10K
C4
1µF
Figure 1: Microprocessor Application
ELECTRICA L CHARACTERI STICS (Continued)
Symbol Parameter Test Condition Min. Typ. Max. Unit
VTST-BY St-by Threshold 0.8 1.3 1.8 V
IST-BY ST-BY current V6 = GND 100 µA
eNTotal Output Noise Voltage A curve
f = 20Hz to 20kHz 150 µV
APPLICAT ION SUGGES TION
STAND-BY A ND MUTE FUNCTION S
(A) Microprocessor Application
In order to avoid annoying "Pop-Noise" during
Turn-On/Off transients, it is necessary to guaran-
tee the right St-by and mute signals sequence.
It is quite simple to obtain this function using a mi-
croprocessor (Fig. 1 and 2).
At first St-by signal (from mP) goes high and the
voltage across the S t-by terminal (Pin 7) starts t o
increase exponentially. The external RC network
is intended to t ur n-on slowly the biasing circuits of
the amplifier, this to avoid "POP" and "CLICK" on
the outputs.
When this voltage reaches the St-by threshold
level, the amplifier is switched-on and the external
capacitors in series to the input terminals (C3,
C5) st ar t to charge.
It’s necessary t o mantain the mute signal low until
the capacitors are fully charged, this to avoid that
the device goes in play mode causing a loud "Pop
Noise" on the speakers.
A delay of 100-200ms between St-by and mute
signals is suitable for a proper operation.
TDA7266
3/9
+V
S
(V)
V
IN
(mV)
V
ST-BY
pin 7
I
q
(mA)
ST-BY MUTE
PLAY MUTE ST-BY
+18
1.8
0.8
V
MUTE
pin 6
4.1
2.3
OFF
OFF
D96AU259
V
OUT
(V)
2.9
1.3
Figure 2: Microprocessor Driving Signals.
(B) Low Cost Application
In low cost applications where the mP is not pre-
sent, the suggested circu it is shown in fig.3.
The St-by and mute terminals are tied together
and they are connected to the supply line via an
external voltage divider.
The device is switched-on/off from t he supply line
and the external capacitor C4 is intended to delay
the St-by and mut e threshold exceeding, avoiding
"Popping" problems.
TDA7266
4/9
1
2
4
Vref
ST-BY 7
IN1
C3 0.22µF
VCC
133
D95AU260A
+
-
-
+
OUT1+
OUT1-
15
14
12
MUTE 6
IN2
C5 0.22µF
+
-
-
+
OUT2+
OUT2-
8
9
S-GND
PW-GND
C1
470µFC2
100nF
R1
47K
C4
10µF
R2
47K
V
CC
Figure 3a : Stand-alone Low-cost Application.
Figure 3b: PCB and Component Layout of the Application Circuit (Fig. 1).
TDA7266
5/9
0.010
0.1
1
10
0.1 1 10
V cc = 11 V
Rl = 8 ohm
f = 15 KHz
f = 5 KHz
f = 1 KHz
Pout (W)
THD (%)
Figure 4: Distortion vs Output Power
0.010
0.1
1
10
0.1 1 10
THD(%)
Vcc = 9V
Rl= 8 ohm
f = 15KHz
f = 5 KH z
f = 1 K H z
Pout (W )
Figure 5: Distortion vs Output Power
0.010
0.1
1
10
100 1k 10k 20k
THD(%)
Vcc = 11 V
Rl = 8 ohm
Pou t = 100 m W
Pout = 2W
freq ue ncy (Hz)
Figure 6: Distortion vs Frequency
-5.000
-4.000
-3.000
-2.000
-1.000
0.0
1.0000
2.0000
3.0000
4.0000
5.0000
10 100 1k 10k 100k
Level(dBr)
Vcc = 11V
Rl = 8 ohm
Po ut = 1 W
frequency (Hz)
Figure 7: Gain vs Frequency
U0.0
2.0000
4.0000
6.0000
8.0000
10.000
12.000
14.000
16.000
18.000
20.000
2.000 4.000 6.000 8.000 10.00 12.00 14.00 16.00 18.00
Po(W)
Vs(V)
d = 10%
d = 1%
Rl = 8 ohm
f = 1KHz
Figure 8: Output Power vs. Supply Voltage
00.511.522.533.544.555.566.577.58
0
1
2
3
4
5
6
7
8
0
1
0
2
0
3
0
4
0
5
0
6
0
7
0
8
0
Ptot(W) µ(%)
2 X Pout(W)
Vcc = 11V
Rl = 8ohm (bo th chan nels)
f = 1KHz
Ptot
µ
Figure 9: Total Power Dissipation & Efficiency
vs. Outp ut Power
TDA7266
6/9
11.522.533.544.55
0
10
-10
-20
-30
-40
-50
-60
-70
-80
-90
-100
Attenuat ion (dB)
Vpin.6(V)
Figure 10 : Mute Attenuation vs. V pin.6
0 0.2 0.4 0.6 0.8 1 1.2 1.4 1.6 1.8 2 2.2 2.4
0
10
-10
-20
-30
-40
-50
-60
-70
-80
-90
-100
-110
-120
Attenuation (dB)
V p in.7 (V )
Figure 11: Stand-By Attenuation vs Vpin.7
3456789101112131415161718
30
35
40
45
50
55
60
65
70 Iq (mA)
Vsupply(V)
Figure 12 : Quiescent Current vs. Supply Voltage
TDA7266
7/9
Multiwatt15 V
DIM. mm inch
MIN. TYP. MAX. MIN. TYP. MAX.
A 5 0.197
B 2.65 0.104
C 1.6 0.063
D 1 0.039
E 0.49 0.55 0.019 0.022
F 0.66 0.75 0.026 0.030
G 1.02 1.27 1.52 0.040 0.050 0.060
G1 17.53 17.78 18.03 0.690 0.700 0.710
H1 19.6 0.772
H2 20.2 0.795
L 21.9 22.2 22.5 0.862 0.874 0.886
L1 21.7 22.1 22.5 0.854 0.870 0.886
L2 17.65 18.1 0.695 0.713
L3 17.25 17.5 17.75 0.679 0.689 0.699
L4 10.3 10.7 10.9 0.406 0.421 0.429
L7 2.65 2.9 0.104 0.114
M 4.25 4.55 4.85 0.167 0.179 0.191
M1 4.63 5.08 5.53 0.182 0.200 0.218
S 1.9 2.6 0.075 0.102
S1 1.9 2.6 0.075 0.102
Dia1 3.65 3.85 0.144 0.152
OUTLINE AND
MECHANICAL DATA
TDA7266
8/9
Infor mation furni shed is bel ieved to be ac curate and reliabl e. Howev er, STMicroel ectr onics assum es no responsibility for the consequences
of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is
grante d by implication or otherwise under any paten t or patent rights of STMicr oelectronics. Specification mentione d in this publication are
subj ect to change without notic e. This public ation supers edes and rep laces all informat ion p reviou sly suppli ed. STMicroel ectron ics pro ducts
are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.
The ST logo is a r egi st ered trademark of STMicroelect roni cs
© 2002 STMicroelectronics – Printed in Italy – All Rights Reserved
STMicroelectronics GROUP OF COMPANIES
Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco -
Singapore - Spain - Sweden - Switzerland - United Kingdom - United States.
http://www.st.com
TDA7266
9/9
