1. General description
The 74LVC1G38 provides a 2-input NAND function.
Inputs can be dr iven from either 3.3 V or 5 V devices. This feature allows the use of this
device as translator in a mixed 3.3 Vand 5 V environment.
This device is fully specified for partial power-down applications using IOFF. The IOFF
circuitry disables the outpu t, preventing the damaging ba ckflow current through the device
when it is powered down.
2. Features and benefits
Wide supply voltage range from 1.65 V to 5.5 V
5 V tolerant outputs for interfacing with 5 V logic
High noise immunity
Complies with JEDEC standard:
JESD8-7(1.65 Vto1.95V)
JESD8-5 (2.3 V to 2.7 V)
JESD8-B/JESD36 (2.7 V to 3.6 V).
ESD protection:
HBM JESD22-A114F exceeds 2000 V
MM JESD22-A115 -A ex ce eds 20 0 V
24 mA output drive (VCC =3.0V)
CMOS low power consumption
Open drain outputs
Latch-up performance exceeds 250 mA
Direct interface with TTL levels
Inputs accept voltages up to 5 V
Multiple package options
Specified from 40 C to +125 C.
74LVC1G38
2-input NAND gate; open drain
Rev. 8 — 7 December 2016 Product data sheet
© Nexperia B.V. 2017. All rights reserved
74LVC1G38 All information provided in this document is subject to legal disclaimers.
Product data sheet Rev. 8 — 7 December 2016 2 of 19
Nexperia 74LVC1G38
2-input NAND gate; open drain
3. Ordering information
4. Marking
[1] The pin 1 indicator is located on the lo wer left corner of the device, below the marking code.
5. Functional diagram
Table 1. Ordering information
Type number Package
Temperature range Name Description Version
74LVC1G38GW 40 C to +125 C TSSOP5 plastic thin shrink small outline package; 5 leads;
body width 1.25 mm SOT353-1
74LVC1G38GV 40 C to +125 C SC-74A plastic surface-mounted package; 5 leads SOT753
74LVC1G38GM 40 C to +125 C XSON6 plastic extremely thin small outline package; no leads;
6 terminals; body 1 1.45 0.5 mm SOT886
74LVC1G38GF 40 C to +125 C XSON6 plastic extremely thin small outline package; no leads;
6 terminals; body 1 10.5 mm SOT891
74LVC1G38GN 40 C to +125 C XSON6 extremely thin small outline package; no leads;
6 terminals; body 0.9 1.0 0.35 mm SOT1115
74LVC1G38GS 40 C to +125 C XSON6 extremely thin small outline package; no leads;
6 terminals; body 1.0 1.0 0.35 mm SOT1202
74LVC1G38GX 40 C to +125 C X2SON5 X2SON5: plasti c thermal enhanced extremely thin
small outline package; no leads; 5 terminals;
body 0.8 0.8 0.35 mm
SOT1226
Table 2. Marking
Type number Marking code[1]
74LVC1G38GW YB
74LVC1G38GV YB
74LVC1G38GM YB
74LVC1G38GF YB
74LVC1G38GN YB
74LVC1G38GS YB
74LVC1G38GX YB
Fig 1. Logic symbol Fig 2. IEC logic symbol Fig 3. Logic diagram
DDE
$
<
%
DDE
DDE
<
*1'
$
%
© Nexperia B.V. 2017. All rights reserved
74LVC1G38 All information provided in this document is subject to legal disclaimers.
Product data sheet Rev. 8 — 7 December 2016 3 of 19
Nexperia 74LVC1G38
2-input NAND gate; open drain
6. Pinning information
6.1 Pinning
6.2 Pin description
Fig 4. Pin configuration SOT353-1 and SOT753 Fig 5. Pin configuration SOT886
/9&*
$9
&&
%
*1' <
DDE
/9&*
%
DDE
$
*1'
QF
9
&&
<
7UDQVSDUHQWWRSYLHZ
Fig 6. Pin configuration SOT891, SOT1115 and
SOT1202 Fig 7. Pin co nfiguration SOT1226 (X2SON5)
/9&*
%
DDI
$
*1'
QF
9
&&
<
7UDQVSDUHQWWRSYLHZ
$9
&&
*1'
%<
DDD
7UDQVSDUHQWWRSYLHZ
/9&*
Table 3. Pin description
Symbol Pin Description
TSSOP5 and X2SON5 XSON6
A 1 1 data input
B 2 2 data input
GND 3 3 ground (0 V)
Y 4 4 data output
n.c. - 5 not connected
VCC 5 6 supply voltage
© Nexperia B.V. 2017. All rights reserved
74LVC1G38 All information provided in this document is subject to legal disclaimers.
Product data sheet Rev. 8 — 7 December 2016 4 of 19
Nexperia 74LVC1G38
2-input NAND gate; open drain
7. Functional description
[1] H = HIGH voltage level; L = LOW voltage level; Z = high-impedance OFF state
8. Limiting values
[1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
[2] When VCC = 0 V (Power-down mode), the output voltage can be 5.5 V in normal operation.
[3] For TSSOP5 and SC-74A packages: above 87.5 C the value of Ptot derates linearly with 4.0 mW/K.
For XSON6 and X2SON 5packages: above 118 C the value of Ptot derates linearly with 7.8 mW/K.
Table 4. Function table[1]
Input Output
ABY
LLZ
LHZ
HLZ
HHL
Table 5. Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).
Symbol Parameter Conditions Min Max Unit
VCC supply voltage 0.5 +6.5 V
IIK input clampi n g cu rre nt VI<0V 50 - mA
VIinput voltage [1] 0.5 +6.5 V
IOK output clamping current VO>V
CC or VO<0V - 50 mA
VOoutput voltage Active mode [1][2] 0.5 +6.5 V
Power-down mode [1][2] 0.5 +6.5 V
IOoutput current VO=0VtoV
CC -50 mA
ICC supply curr en t - 100 mA
IGND ground current 100 - mA
Tstg storage temperature 65 +150 C
Ptot total power dissipation Tamb =40 C to +125 C[3] -300mW
© Nexperia B.V. 2017. All rights reserved
74LVC1G38 All information provided in this document is subject to legal disclaimers.
Product data sheet Rev. 8 — 7 December 2016 5 of 19
Nexperia 74LVC1G38
2-input NAND gate; open drain
9. Recommended operating conditions
10. Static characteristics
Table 6. Recommended operating con ditions
Symbol Parameter Conditions Min Typ Max Unit
VCC supply voltage 1.65 - 5.5 V
VIinput voltage 0 - 5.5 V
VOoutput voltage Active mode 0 - 5.5 V
Disable mode; VCC =1.65Vto5.5V 0 - 5.5 V
Power-down mode; VCC =0 V 0 - 5.5 V
Tamb ambient temperature 40 - +125 C
t/V input transition rise and
fall rate VCC = 1.65 V to 2.7 V - - 20 ns/V
VCC = 2.7 V to 5.5 V - - 10 ns/V
Table 7. Static characteristics
At recommended operating conditions; voltages are referenced to GND (ground = 0 V).
Symbol Parameter Conditions Min Typ Max Unit
Tamb =40 C to +85 C[1]
VIH HIGH-level input voltage VCC = 1.65 V to 1.95 V 0.65 VCC --V
VCC = 2.3 V to 2.7 V 1.7 - - V
VCC = 2.7 V to 3.6 V 2.0 - - V
VCC = 4.5 V to 5.5 V 0.7 VCC --V
VIL LOW-level input voltage VCC = 1.65 V to 1.95 V - - 0.35 VCC V
VCC = 2.3 V to 2.7 V - - 0.7 V
VCC = 2.7 V to 3.6 V - - 0.8 V
VCC = 4.5 V to 5.5 V - - 0.3 VCC V
VOL LOW-level output voltage VI=V
IH or VIL ---
IO=100A; VCC = 1.65 V to 5.5 V - - 0.1 V
IO=4mA; V
CC = 1.65 V - - 0.45 V
IO=8mA; V
CC = 2.3 V - - 0.3 V
IO=12mA; V
CC = 2.7 V - - 0.4 V
IO=24mA; V
CC = 3.0 V - - 0.55 V
IO=32mA; V
CC = 4.5 V - - 0.55 V
IIinput leakage current VI= 5.5 V or GND;
VCC =0Vto5.5V -0.1 1A
IOZ OFF-state output current VI=V
IH or VIL; VO=V
CC or GND;
VCC = 5.5 V -0.1 2A
IOFF power-off leakage current VIor VO=5.5V; V
CC = 0 V - 0.1 2A
ICC supply current VI= 5.5 V or GND;
VCC =1.65Vto5.5V; I
O=0A -0.14A
ICC additional supply current VI=V
CC 0.6 V; IO=0A;
VCC = 2.3 V to 5.5 V; per pin -5500A
CIinput capacitance - 2.5 - pF
© Nexperia B.V. 2017. All rights reserved
74LVC1G38 All information provided in this document is subject to legal disclaimers.
Product data sheet Rev. 8 — 7 December 2016 6 of 19
Nexperia 74LVC1G38
2-input NAND gate; open drain
[1] All typical values are measured at VCC = 3.3 V and Tamb = 25 C.
Tamb =40 C to +125 C
VIH HIGH-level input voltage VCC = 1.65 V to 1.95 V 0.65 VCC --V
VCC = 2.3 V to 2.7 V 1.7 - - V
VCC = 2.7 V to 3.6 V 2.0 - - V
VCC = 4.5 V to 5.5 V 0.7 VCC --V
VIL LOW-level input voltage VCC = 1.65 V to 1.95 V - - 0.35 VCC V
VCC = 2.3 V to 2.7 V - - 0.7 V
VCC = 2.7 V to 3.6 V - - 0.8 V
VCC = 4.5 V to 5.5 V - - 0.3 VCC V
VOL LOW-level output voltage VI=V
IH or VIL ---
IO=100A; VCC = 1.65 V to 5.5 V - - 0.1 V
IO=4mA; V
CC = 1.65 V - - 0.70 V
IO=8mA; V
CC = 2.3 V - - 0.45 V
IO=12mA; V
CC = 2.7 V - - 0.60 V
IO=24mA; V
CC = 3.0 V - - 0.80 V
IO=32mA; V
CC = 4.5 V - - 0.80 V
IIinput leakage current VI= 5.5 V or GND;
VCC =0Vto5.5V --1A
IOZ OFF-state output current VI=V
IH or VIL; VO=V
CC or GND;
VCC = 5.5 V --2A
IOFF power-off leakage current VIor VO=5.5V; V
CC = 0 V - - 2A
ICC supply current VI= 5.5 V or GND;
VCC =1.65Vto5.5V; I
O=0A --4A
ICC additional supply current VI=V
CC 0.6 V; IO=0A;
VCC = 2.3 V to 5.5 V; per pin --500A
Table 7. Static characteristics …continued
At recommended operating conditions; voltages are referenced to GND (ground = 0 V).
Symbol Parameter Conditions Min Typ Max Unit
© Nexperia B.V. 2017. All rights reserved
74LVC1G38 All information provided in this document is subject to legal disclaimers.
Product data sheet Rev. 8 — 7 December 2016 7 of 19
Nexperia 74LVC1G38
2-input NAND gate; open drain
11. Dynamic characteristics
[1] Typical values are measured at Tamb =25C and VCC = 1.8 V, 2.5 V, 2.7 V, 3.3 V and 5.0 V respectively.
[2] tpd is the same as tPZL and tPLZ.
[3] CPD is used to determine the dynamic power dissipation (PDin W).
PD=C
PD VCC2fiN+(CLVCC2fo) where:
fi= input frequency in MHz;
fo= output frequency in MHz;
CL= output load capacitance in pF;
VCC = supply voltage in V;
N = number of inputs switching;
(CLVCC2fo) = sum of outputs.
12. AC waveforms
Table 8. Dynamic characteristics
Voltages are referenced to GND (ground = 0 V ). For test circuit see Figure 9.
Symbol Parameter Conditions 40 C to +85 C40 C to +125 CUnit
Min Typ[1] Max Min Max
tpd propagation delay A, B to Y; see Figure 8 [2]
VCC = 1.65 V to 1.95 V 1.0 3.0 10.0 1.0 12.5 ns
VCC = 2.3 V to 2.7 V 0.5 1.8 6.0 0.5 7.5 ns
VCC = 2.7 V 0.5 2.5 5.0 0.5 6.5 ns
VCC = 3.0 V to 3.6 V 0.5 2.3 4.5 0.5 5.7 ns
VCC = 4.5 V to 5.5 V 0.5 1.5 3.9 0.5 4.9 ns
CPD power dissipation
capacitance VCC =3.3V;
VI=GNDtoV
CC
[3] -6- - -pF
Measurement points are given in Table 9.
Logic levels: VOL and VOH are typical output voltage levels that occur with the output load.
Fig 8. The input (A, B) to output (Y) propagation delays.
DDE
W3=/
W3/=
*1'
9,
9&&
92/
90
90
9;
<RXWSXW
$%LQSXW
© Nexperia B.V. 2017. All rights reserved
74LVC1G38 All information provided in this document is subject to legal disclaimers.
Product data sheet Rev. 8 — 7 December 2016 8 of 19
Nexperia 74LVC1G38
2-input NAND gate; open drain
Table 9. Measurement points
Supply voltage Input Output
VCC VMVMVX
1.65 V to 1.95 V 0.5 VCC 0.5 VCC VOL +0.15V
2.3 V to 2.7 V 0.5 VCC 0.5 VCC VOL +0.15V
2.7V 1.5V 1.5V V
OL +0.3V
3.0 V to 3.6 V 1.5 V 1.5 V VOL +0.3V
4.5 V to 5.5 V 0.5 VCC 0.5 VCC VOL +0.3V
Test data is given in Table 10.
Definitions for test circuit:
RL = Load resistance.
CL = Load capacitance including jig and probe capacitance.
RT = Termination resistance should be equal to the output impedance Zo of the pulse generator.
VEXT = External voltage for measuring switching times.
Fig 9. Test circuit for measuring switching times
Table 10. Test data
Supply voltage Input Load VEXT
VCC VItr, tfCLRLtPZL, tPLZ
1.65 V to 1.95 V VCC 2.0 ns 30 pF 1 kVCC
2.3 V to 2.7 V VCC 2.0 ns 30 pF 500 VCC
2.7 V 2.7 V 2.5 ns 50 pF 500 VCC
3.0 V to 3.6 V 2.7 V 2.5 ns 50 pF 500 VCC
4.5 V to 5.5 V VCC 2.5 ns 50 pF 500 VCC
© Nexperia B.V. 2017. All rights reserved
74LVC1G38 All information provided in this document is subject to legal disclaimers.
Product data sheet Rev. 8 — 7 December 2016 9 of 19
Nexperia 74LVC1G38
2-input NAND gate; open drain
13. Package outline
Fig 10. Package outline SOT353-1 (TSSOP5)
81,7 $
$
PD[ $ $ ES /+( /S Z \Y
F H' ( = ș
5()(5(1&(6
287/,1(
9(56,21
(8523($1
352-(&7,21 ,668('$7(
,(& -('(& -(,7$
PP 










 
H
 





 
',0(16,216PPDUHWKHRULJLQDOGLPHQVLRQV
1RWH
3ODVWLFRUPHWDOSURWUXVLRQVRIPPPD[LPXPSHUVLGHDUHQRWLQFOXGHG


627 02 6&$


Z 0
ES
'
=
H
H

 
 
ș
$
$
$
/S
$
GHWDLO;
/
+(
(
F
Y 0 $
;
$
\
 PP
VFDOH
76623SODVWLFWKLQVKULQNVPDOORXWOLQHSDFNDJHOHDGVERG\ZLGWKPP 627

© Nexperia B.V. 2017. All rights reserved
74LVC1G38 All information provided in this document is subject to legal disclaimers.
Product data sheet Rev. 8 — 7 December 2016 10 of 19
Nexperia 74LVC1G38
2-input NAND gate; open drain
Fig 11. Package outline SOT753 (SC-74A)
5()(5(1&(6
287/,1(
9(56,21
(8523($1
352-(&7,21 ,668('$7(
,(& -('(& -(,7$
627 6&$
Z%
0
ES
'
H
$
$
/S
4
GHWDLO;
+(
(
Y0$
$%
\
 PP
VFDOH
F
;

3ODVWLFVXUIDFHPRXQWHGSDFNDJHOHDGV 627
81,7 $ESF'(+(/S4\ZY
PP 









H
 
  
',0(16,216PPDUHWKHRULJLQDOGLPHQVLRQV




$




© Nexperia B.V. 2017. All rights reserved
74LVC1G38 All information provided in this document is subject to legal disclaimers.
Product data sheet Rev. 8 — 7 December 2016 11 of 19
Nexperia 74LVC1G38
2-input NAND gate; open drain
Fig 12. Package outline SOT886 (XSON6)
5HIHUHQFHV
2XWOLQH
YHUVLRQ
(XURSHDQ
SURMHFWLRQ ,VVXHGDWH
,(& -('(& -(,7$
627 02
VRWBSR


8QLW
PP
PD[
QRP
PLQ
  












$
'LPHQVLRQVPPDUHWKHRULJLQDOGLPHQVLRQV
1RWHV
,QFOXGLQJSODWLQJWKLFNQHVV
&DQEHYLVLEOHLQVRPHPDQXIDFWXULQJSURFHVVHV
;621SODVWLFH[WUHPHO\WKLQVPDOORXWOLQHSDFNDJHQROHDGVWHUPLQDOVERG\[[PP 627
$E



'(HH

//
WHUPLQDO
LQGH[DUHD
'
(
H
H
$
E
/
/
H
PP
VFDOH
[

[

$
© Nexperia B.V. 2017. All rights reserved
74LVC1G38 All information provided in this document is subject to legal disclaimers.
Product data sheet Rev. 8 — 7 December 2016 12 of 19
Nexperia 74LVC1G38
2-input NAND gate; open drain
Fig 13. Package outline SOT891 (XSON6)
WHUPLQDO
LQGH[DUHD
5()(5(1&(6
287/,1(
9(56,21
(8523($1
352-(&7,21 ,668('$7(
,(& -('(& -(,7$
627
627


;621SODVWLFH[WUHPHO\WKLQVPDOORXWOLQHSDFNDJHQROHDGVWHUPLQDOVERG\[[PP
'
(
H
H
$
E
/
/
H
PP
VFDOH
',0(16,216PPDUHWKHRULJLQDOGLPHQVLRQV
81,7
PP 





$
PD[ E (


'HH
/


/

$
PD[
 
$
î

î

1RWH
&DQEHYLVLEOHLQVRPHPDQXIDFWXULQJSURFHVVHV
© Nexperia B.V. 2017. All rights reserved
74LVC1G38 All information provided in this document is subject to legal disclaimers.
Product data sheet Rev. 8 — 7 December 2016 13 of 19
Nexperia 74LVC1G38
2-input NAND gate; open drain
Fig 14. Package outline SOT1115 (XSON6)
5HIHUHQFHV
2XWOLQH
YHUVLRQ
(XURSHDQ
SURMHFWLRQ ,VVXHGDWH
,(& -('(& -(,7$
627
VRWBSR


8QLW
PP
PD[
QRP
PLQ
  





 



$
'LPHQVLRQV
1RWH
,QFOXGLQJSODWLQJWKLFNQHVV
9LVLEOHGHSHQGLQJXSRQXVHGPDQXIDFWXULQJWHFKQRORJ\
;621H[WUHPHO\WKLQVPDOORXWOLQHSDFNDJHQROHDGV
WHUPLQDOVERG\[[PP 627
$E



'(HH
/



/
PP
VFDOH
WHUPLQDO
LQGH[DUHD
'
(
î
HH
H
/
/
E
î
$$
© Nexperia B.V. 2017. All rights reserved
74LVC1G38 All information provided in this document is subject to legal disclaimers.
Product data sheet Rev. 8 — 7 December 2016 14 of 19
Nexperia 74LVC1G38
2-input NAND gate; open drain
Fig 15. Package outline SOT1202 (XSON6)
5HIHUHQFHV
2XWOLQH
YHUVLRQ
(XURSHDQ
SURMHFWLRQ ,VVXHGDWH
,(& -('(& -(,7$
627
VRWBSR


8QLW
PP
PD[
QRP
PLQ
  





 



$
'LPHQVLRQV
1RWH
,QFOXGLQJSODWLQJWKLFNQHVV
9LVLEOHGHSHQGLQJXSRQXVHGPDQXIDFWXULQJWHFKQRORJ\
;621H[WUHPHO\WKLQVPDOORXWOLQHSDFNDJHQROHDGV
WHUPLQDOVERG\[[PP 627
$E



'(HH
/



/
PP
VFDOH
WHUPLQDO
LQGH[DUHD
'
(
î
HH
H
/
E

/
î
$
$
© Nexperia B.V. 2017. All rights reserved
74LVC1G38 All information provided in this document is subject to legal disclaimers.
Product data sheet Rev. 8 — 7 December 2016 15 of 19
Nexperia 74LVC1G38
2-input NAND gate; open drain
Fig 16. Package outline SOT1226 (X2SON5)
5HIHUHQFHV
2XWOLQH
YHUVLRQ
(XURSHDQ
SURMHFWLRQ ,VVXHGDWH
,(& -('(& (,$-
627
VRWBSR


8QLW
PP
PD[
QRP
PLQ
 


 









$
'LPHQVLRQV
1RWH
'LPHQVLRQ$LVLQFOXGLQJSODWLQJWKLFNQHVV
3ODVWLFRUPHWDOSURWUXVLRQVRIPPPD[LPXPSHUVLGHDUHQRWLQFOXGHG
627
$$


''
K(EH

N/Y

Z\
 
VFDOH
PP
;
WHUPLQDO
LQGH[DUHD
'
(
$ %
GHWDLO;
$
$$
&
\
&
\

WHUPLQDO
LQGH[DUHD
'K
/
E
N
H
$& %
Y
&Z




\
;621SODVWLFWKHUPDOHQKDQFHGH[WUHPHO\WKLQVPDOORXWOLQHSDFNDJHQROHDGV
WHUPLQDOVERG\[[PP
© Nexperia B.V. 2017. All rights reserved
74LVC1G38 All information provided in this document is subject to legal disclaimers.
Product data sheet Rev. 8 — 7 December 2016 16 of 19
Nexperia 74LVC1G38
2-input NAND gate; open drain
14. Abbreviations
15. Revision history
Table 11. Abbreviations
Acronym Description
CMOS Complementary Metal Oxide Semiconductor
DUT Device Under Test
ESD ElectroSt atic Dis charge
HBM Human Body Model
MM Machine Model
TTL Transistor-Transistor Logic
Table 12. Revision history
Document ID Release date Data sheet status Change notice Supersedes
74LVC1 G38 v.8 20161207 Product data sheet - 74LVC1G38 v.7
Modifications: •Table 7: The maximum limits for leakage current and supply current have changed.
74LVC1 G38 v.7 20121004 Product data sheet - 74LVC1G38 v.6
Modifications: •Pin configuration SOT1226 (Figure 7) modified.
74LVC1 G38 v.6 20120702 Product data sheet - 74LVC1G38 v.5
Modifications: •Added type number 74LVC1G38GX (SOT1226)
•Package outli n e drawing of SOT886 (Figure 12) modified.
74LVC1G38 v.5 20111206 Product data sheet - 74LVC1G38 v.4
Modifications: •Legal pages updated.
74LVC1 G38 v.4 20101005 Product data sheet - 74LVC1G38 v.3
74LVC1 G38 v.3 20070827 Product data sheet - 74LVC1G38 v.2
74LVC1 G38 v.2 20060913 Product data sheet - 74LVC1G38 v.1
74LVC1 G38 v.1 20041018 Product data sheet - -
© Nexperia B.V. 2017. All rights reserved
74LVC1G38 All information provided in this document is subject to legal disclaimers.
Product data sheet Rev. 8 — 7 December 2016 17 of 19
Nexperia 74LVC1G38
2-input NAND gate; open drain
16. Legal information
16.1 Data sheet status
[1] Please consult the most recently issued document before initiating or completing a design.
[2] The term ‘short data sheet’ is explained in section “Definitions”.
[3] The product status of de vice(s) descr ibed in th is document m ay have cha nged since thi s document w as publish ed and may di ffe r in case of multiple devices. The latest product status
information is available on the Internet at URL http://www.nexperia.com.
16.2 Definitions
Draft — The document is a draft version only. The content is still under
internal review and subject to formal approval, which may result in
modifications or additions. Nexperia does not give any
representations or warranties as to the accuracy or completeness of
information included herein and shall have no liab ility for the consequences of
use of such information.
Short data sheet — A short data sheet is an extract from a full data sheet
with the same product type number(s) and tit le. A short data sh eet is intended
for quick reference only and shou ld not b e relied u pon to cont ain det ailed and
full information. For detailed and full information see the relevant full data
sheet, which is available on request via the local Nexperia sales
office. In case of any inconsistency or conflict wit h the short data sheet, th e
full data sheet shall pre va il.
Product specificat ion — The information and data provided in a Product
data sheet shall define the specification of the product as agr eed between
Nexperia and its customer, unless Nexperia and
customer have explicitly agreed otherwise in writing. In no event however,
shall an agreement be valid in which the Nexperia product is
deemed to off er functions and qualities beyond those described in the
Product data sheet.
16.3 Disclaimers
Limited warr a nty and liability — Information in this document is believed to
be accurate and reliable. However, Nexperia does not give any
representations or warrant ies, expressed or implied, as to the accuracy or
completeness of such information and shall have no liability for the
consequences of use of such information. Nexperia takes no
responsibility for the content in this document if provided by an information
source outside of Nexperia.
In no event shall Nexperia be liable for any indirect, incidental,
punitive, special or consequ ential damages (including - wit hout limitation - lost
profits, lost savings, business interruption, costs related to the removal or
replacement of any products or rework charges) whether or not such
damages are based on tort (including negligence), warranty, breach of
contract or any other legal theory.
Notwithstanding any damages that customer might incur for any reason
whatsoever, Nexperia’s aggregate and cumulative liability towards
customer for the products described herein shall be limited in accordance
with the Terms and conditions of commercial sale of Nexperia.
Right to make changes — Nexperia reserves the right to make
changes to information published in this document, including without
limitation specifications and product descriptions, at any time and without
notice. This document supersedes and replaces all informa tion supplied prior
to the publication hereof .
Suitability for use — Nexperia products are not designed,
authorized or warranted to be suitable for use in life support, life-critical or
safety-critical systems or equipment, nor in applications where failure or
malfunction of a Nexperia product can reasonably be expected
to result in perso nal injury, death or severe property or environmental
damage. Nexperia and its suppliers accept no liability for
inclusion and/or use of Nexperia products in such equipment or
applications and ther efore such inclu sion and/or use is at the cu stomer’s own
risk.
Applications — Applications that are described herein for any of these
products are for illustrative purposes only. Nexperia makes no
representation or warranty that such applications will be suitable for the
specified use without further testing or modification.
Customers are responsible for the design and ope ration of their applications
and products using Nexperia products, and Nexperia
accepts no liability for any assistance with applicati ons or customer product
design. It is customer’s sole responsibility to determine whether the Nexperia
product is suitable and fit for the customer’s applications and
products planned, as well as fo r the planned application and use of
customer’s third party customer(s). Custo mers should provide appropriate
design and operating safeguards to minimize the risks associated with their
applications and products.
Nexperia does not accept any liability related to any default,
damage, costs or problem which is based on any weakness or default in the
customer’s applications or products, or the application or use by customer’s
third party custo mer(s). Customer is responsible for doing all necessary
testing for the customer’s applications and products using Nexperia
products in order to avoid a default of the applications and
the products or of the application or use by customer’s third party
customer(s). Nexperia does not accept any liability in this respect.
Limiting values — Stress above one or more limiting values (as defined in
the Absolute Maximum Ratings System of IEC 60134) will cause permanent
damage to the device. Limiting values are stress ratings only and (proper)
operation of the device at these or any other conditions above those given in
the Recommended operating conditions section (if present) or the
Characteristics sections of this document is not warranted. Constant or
repeated exposure to limiting values will permanently and irreversibly affect
the quality and reliability of the device.
Terms and conditions of commercial sale — Nexperia
products are sold subject to the general terms and conditions of commercial
sale, as published at http://www.nexperia.com/profile/terms, unless otherwise
agreed in a valid written individua l agreement. In case an individual
agreement is concluded only the terms and conditions of the respective
agreement shall apply. Nexperia hereby expressly objects to
applying the customer’s general terms and conditions with regard to the
purchase of Nexperia products by customer.
No offer to sell or license — Nothing i n this document may be interpreted or
construed as an of fer t o sell product s that is open for accept ance or the gr ant,
conveyance or implication of any license under any copyrights, patents or
other industrial or inte llectual property rights.
Document status[1][2] Product status[3] Definition
Objective [short] data sheet Development This document contain s data from the objective specification for product development .
Preliminary [short] dat a sheet Qualification This document contains data from the preliminary specification.
Product [short] data sheet Production This document contains the product specification.
© Nexperia B.V. 2017. All rights reserved
74LVC1G38 All information provided in this document is subject to legal disclaimers.
Product data sheet Rev. 8 — 7 December 2016 18 of 19
Nexperia 74LVC1G38
2-input NAND gate; open drain
Export control — This document as well as the item(s) described herein
may be subject to export control regulations. Export might require a prior
authorization from competent authorities.
Non-automotive qualified products — Unless this data sheet expressly
states that this specific Nexperia product is automotive qualified,
the product is not suitable for aut omotive use. It i s neither qua lified nor tested
in accordance with automotive testing or application requirements. Nexperia
accepts no liability for inclusion and/or use of
non-automotive qualified products in au tomotive equipment or applications.
In the event that customer uses the product for design-in and use in
automotive applications to automot ive specifications and standards, custome r
(a) shall use the product without Nexperia’s warranty of the
product for such au tomotive applications, use and specificatio ns, and (b)
whenever customer uses the product for automotive applications beyond
Nexperia’s specifications such use shall be solely at customer’s
own risk, and (c) customer fully indemnifies Nexperia for any
liability, damages or failed product claims resulting from custome r design and
use of the product for automotive applications beyond Nexperia’s
standard warranty and Nexperia’s product specifications.
Translations — A non-English (translated) version of a document is for
reference only. The English version shall prevail in case of any discrepancy
between the translated and English versions.
16.4 Trademarks
Notice: All referenced b rands, produc t names, service names and trademarks
are the property of their respective ow ners.
17. Contact information
For more information, please visit: http://www.nexperia.com
For sales office addresses, please send an email to: salesaddresses@nexperia.com
Nexperia 74LVC1G38
2-input NAND gate; open drain
18. Contents
1 General description. . . . . . . . . . . . . . . . . . . . . . 1
2 Features and benefits . . . . . . . . . . . . . . . . . . . . 1
3 Ordering information. . . . . . . . . . . . . . . . . . . . . 2
4 Marking. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2
5 Functional diagram . . . . . . . . . . . . . . . . . . . . . . 2
6 Pinning information. . . . . . . . . . . . . . . . . . . . . . 3
6.1 Pinning . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3
6.2 Pin description . . . . . . . . . . . . . . . . . . . . . . . . . 3
7 Functional description . . . . . . . . . . . . . . . . . . . 4
8 Limiting values. . . . . . . . . . . . . . . . . . . . . . . . . . 4
9 Recommended operating conditions. . . . . . . . 5
10 Static characteristics. . . . . . . . . . . . . . . . . . . . . 5
11 Dynamic characteristics . . . . . . . . . . . . . . . . . . 7
12 AC waveforms . . . . . . . . . . . . . . . . . . . . . . . . . . 7
13 Package outline . . . . . . . . . . . . . . . . . . . . . . . . . 9
14 Abbreviations. . . . . . . . . . . . . . . . . . . . . . . . . . 16
15 Revision history. . . . . . . . . . . . . . . . . . . . . . . . 16
16 Legal information. . . . . . . . . . . . . . . . . . . . . . . 17
16.1 Data sheet status . . . . . . . . . . . . . . . . . . . . . . 17
16.2 Definitions. . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
16.3 Disclaimers. . . . . . . . . . . . . . . . . . . . . . . . . . . 17
16.4 Trademarks. . . . . . . . . . . . . . . . . . . . . . . . . . . 18
17 Contact information. . . . . . . . . . . . . . . . . . . . . 18
18 Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
© Nexperia B.V. 2017. All rights reserved
For more information, please visit: http://www.nexperia.com
For sales office addresses, please send an email to: salesaddresses@nexperia.com
Date of release:
07 December 2016