1/14November 2004
HIGH SPE ED:
fMAX = 180 MHz (TYP.) at VCC = 5V
LOW POWER DISSIPATION:
ICC = 4 µA (MAX.) at TA=25°C
HIGH NOISE IMMUNITY:
VNIH = VNIL = 28% VCC (MIN.)
POWER DOWN PROTEC TION ON INPUTS
SYMMETRICAL OUTPUT IMPEDANCE:
|IOH| = IOL = 8 mA (MIN)
BALANCED PRO PAGATION DELAYS :
tPLH tPHL
OPERATING VO LTAGE RANGE:
VCC(OPR) = 2V to 5.5V
PIN AND FUNCTION COMPATIBLE WITH
74 SERIE S 574
IMPROVED L ATCH-UP I MMU NI T Y
LOW NOISE: VOLP = 0.9V (MAX.)
DESCRIPTION
The 74VHC574 is an advanced high-speed
CMOS OC TA L D -TYP E FLI P FLO P wi t h 3 S TA TE
OUTPUTS NON INVERTING fabricated with
sub-micron silicon gate and double-layer metal
wiring C2MOS techn ology.
These 8 bit D-T ype flip-flop is controlled by a clock
input (CK) and an output enable input (OE).
On the positive transition of the clock, the Q
outputs will be set to the logic states that were
setup at the D inputs.
While the ( OE) input is low, the 8 output s will be in
a normal logic state (high or low logic level) and
while high level the outputs will be in a high
impe dance s tate.
The Output control does not affect the internal
operation of flip flop; that is, the old data can be
retained or the new data can be entered even
while the outputs are off.
Power down protection is provided on all inputs
and 0 to 7V can be accepted on inputs with no
regard to the supply voltage. This device can be
used to interface 5V to 3V.
All inputs and outputs are equipped with
protection circuits against static discharge, giving
them 2KV ESD immunity and transient excess
voltage.
74VHC574
OC TAL D-TYPE FLIP FLOP
WITH 3 STATE OUTPUTS NON INVERT ING
Fi gure 1: Pin Connect ion An d I E C Logic Symbols
Table 1: Order Codes
PACKAGE T & R
SOP 74VHC574MTR
TSSOP 74VHC574TTR
TSSOPSOP
Rev. 4
74VHC574
2/14
Figure 2: Input Equivalent Circuit Table 2: Pin Description
Table 3: Truth Tabl e
X : Don’t Care
Z : Hi gh Imp edance
Figure 3: L ogic Diagram
Th i s logic diagram has not be used to estim at e propagation del ays
PIN N° SYMBOL NAME AND FUNCTION
1OE
3-State Output Enable
Input (Active LOW)
2, 3, 4, 5, 6,
7, 8, 9 D0 to D7 Data Inputs
12, 13, 14,
15, 16, 17,
18, 19
Q0 to Q7 3-State Outputs
1 1 CK Clock Input (LOW -to-HIGH
Edge Triggered)
10 GND Ground (0V)
20 VCC Positive Supply Voltage
INPUTS OUTPUT
OE CK D Q
HXXZ
L X NO CHANGE
LLL
LHH
74VHC574
3/14
Table 4: Absolute Maximum Ratings
Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functi onal operation under thes e conditions is
not implie d
Table 5: Recommen ded Operating Conditions
1) VIN fr om 30 % to 70% of VCC
Symbol Parameter Value Unit
VCC Supply Voltage -0.5 to +7.0 V
VIDC Input Voltage -0.5 to +7.0 V
VODC Output Voltage -0.5 to VCC + 0.5 V
IIK DC Input Diode Current - 20 mA
IOK DC Output Diode Current ± 20 mA
IODC Output Current ± 25 mA
ICC or IGND DC VCC or Ground Curre nt ± 75 mA
Tstg Storage Temperature -65 to +150 °C
TLLead Temperature (10 sec) 300 °C
Symbol Parameter Value Unit
VCC Supply Voltage 2 to 5.5 V
VIInput Voltage 0 to 5.5 V
VOOutput Voltage 0 to VCC V
Top Operating Temperature -55 to 125 °C
dt/dv Input Rise and Fall Time (note 1) (VCC = 3.3 ± 0.3V)
(VCC = 5.0 ± 0.5V) 0 to 100
0 to 20 ns/V
74VHC574
4/14
Table 6: DC Specifications
Symbol Parameter
Test Condition Value
Unit
VCC
(V)
TA = 25°C -40 to 85°C -55 to 125°C
Min. Typ. Max. Min. Max. Min. Max.
VIH High Level Input
Voltage 2.0 1.5 1.5 1.5 V
3.0 to
5.5
0.7V
CC
0.7V
CC
0.7V
CC
VIL Low Level Input
Voltage 2.0 0.5 0.5 0.5 V
3.0 to
5.5
0.3V
CC
0.3V
CC
0.3V
CC
VOH High Level Output
Voltage 2.0 IO=-50 µA1.9 2.0 1.9 1.9
V
3.0 IO=-50 µA2.9 3.0 2.9 2.9
4.5 IO=-50 µA4.4 4.5 4.4 4.4
3.0 IO=-4 mA 2.58 2.48 2.4
4.5 IO=-8 mA 3.94 3.8 3.7
VOL Low Level Output
Voltage 2.0 IO=50 µA0.0 0.1 0.1 0.1
V
3.0 IO=50 µA0.0 0.1 0.1 0.1
4.5 IO=50 µA0.0 0.1 0.1 0.1
3.0 IO=4 mA 0.36 0.44 0.55
4.5 IO=8 mA 0.36 0.44 0.55
IOZ High Impedance
Output Leakage
Current 5.5 VI = VIH or VIL
VO = VCC or GND ±0.25 ± 2.5 ± 2.5 µA
IIInput Leakage
Current 0 to
5.5 VI = 5.5V or GND ± 0.1 ± 1 ± 1 µA
ICC Quiescent Supply
Current 5.5 VI = VCC or GN D 44040µA
74VHC574
5/14
Table 7: AC Electrical Characteristics (Input tr = tf = 3ns)
(*) Voltage range is 3.3V ± 0.3V
(**) Voltage range is 5.0V ± 0.5V
Note 1: Parameter g uarante ed by design. tsoLH = |tpLHm - t pLHn|, tsoHL = |tpHLm - tpHLn|
Table 8: Capacitive Characteristics
1) C PD is defined as the value of the IC’s internal equivalent capacitanc e which is calculated f rom the operating current consumption without
lo ad. (Ref er to Te st Circui t). Average operating curre nt can be obtained b y t he fol l owing equation. ICC(opr) = CPD x VCC x f IN + ICC/8 (per
Flip-Flop)
Symbol Parameter
Test Condition Value
Unit
VCC
(V) CL
(pF)
TA = 25°C -40 to 85°C -55 to 125°C
Min. Typ. Max. Min. Max. Min. Max.
tPLH
tPHL
Propagation Delay
Time
CH to Q
3.3(*) 15 8.5 13.2 1.0 15.5 1.0 15.5
ns
3.3(*) 50 11.0 16.7 1.0 19.0 1.0 19.0
5.0(**) 15 5.6 8.6 1.0 10.0 1.0 10.0
5.0(**) 50 7.1 10.6 1.0 12.0 1.0 12.0
tPZL
tPZH
Output Enable
Time 3.3(*) 15 8.2 12.8 1.0 15.0 1.0 15.0
ns
3.3(*) 50 10.7 16.3 1.0 18.5 1.0 18.5
5.0(**) 15 5.9 9.0 1.0 10.5 1.0 10.5
5.0(**) 50 7.4 11.0 1.0 12.5 1.0 12.5
tPLZ
tPHZ
Output Disable
Time 3.3(*) 50 11.0 15.0 1.0 17.0 1.0 17.0 ns
3.3(*) 50 7.1 10.1 1.0 11.5 1.0 11.5
twClock Pulse Width
HIGH or LOW 3.3(*) 5.0 5.0 5.0 ns
5.0(**) 5.0 5.0 5.0
tsSetup Time D to CK
HIGH or LOW 3.3(*) 3.5 3.5 3.5 ns
5.0(**) 3.5 3.5 3.5
thHold Time D to CK
HIGH or LOW 3.3(*) 1.5 1.5 1.5 ns
5.0(**) 1.5 1.5 1.5
fMAX Maximum Clock
Frequency 3.3(*) 15 80 125 65 65
MHz
3.3(*) 50 50 75 45 45
5.0(**) 15 130 180 110 110
5.0(**) 50 85 115 75 75
tOSLH
tOSHL Output to Output
Skew time (note 1) 3.3(*) 50 1.5 1.5 1.5 ns
5.0(**) 50 1.0 1.0 1.0
Symbol Parameter
Test Condition Value
Unit
TA = 25°C -40 to 85°C -55 to 125°C
Min. Typ. Max. Min. Max. Min. Max.
CIN Input Capacitance 710 10 10pF
COUT Output
Capacitance 9pF
CPD Power Dissipation
Capacitance
(note 1) 28 pF
74VHC574
6/14
Table 9: Dynamic Switching Characteri sti cs
1) Worst case package.
2) Max number of outputs defined as (n). Data inputs a re driven 0V to 5 .0 V, (n-1 ) outputs switch in g and one output at GND.
3) Max number of data inputs (n) switching. (n-1) switching 0V to 5.0V. Input s under test switching: 5.0V to threshold (VILD), 0V to th re sh ol d
(VIHD), f=1MHz .
Figure 4: Test Circuit
CL =15/5 0pF or equi valent (includ es jig a nd probe ca pacitanc e)
RL = R1 = 1Kor equivalent
RT = ZOUT of pul se generator (typical l y 50)
Symbol Parameter
Test Condition Value
Unit
VCC
(V)
TA = 25° C -40 to 85°C -55 to 125°C
Min. Typ. Max. Min. Max. Min. Max.
VOLP Dynamic Low
Voltage Quiet
Output (note 1, 2) 5.0
CL = 50 pF
0.6 0.9 V
VOLV -0.9 -0.6
VIHD Dynamic High
Voltage Input
(note 1, 3) 5.0 3.5 V
VILD Dynamic Low
Voltage Input
(note 1, 3) 5.0 1.5 V
TEST SWITCH
tPLH, tPHL Open
tPZL, tPLZ VCC
tPZH, tPHZ GND
74VHC574
7/14
Figure 5: Waveform - Propagation Delays, Setup And Hold Times (f=1MHz; 50% duty cycle)
Figure 6: Waveform 2: Output Enable And Disable Ti mes (f=1MHz; 50% duty cycle)
74VHC574
8/14
Figure 7: Waveform - Pulse Width (f=1MHz; 50% duty cycle)
74VHC574
9/14
DIM. mm. inch
MIN. TYP MAX. MIN. TYP. MAX.
A 2.35 2.65 0.093 0.104
A1 0.1 0.30 0.004 0.012
B 0.33 0.51 0.013 0.020
C 0.23 0.32 0.009 0.013
D 12.60 13.00 0.496 0.512
E 7.4 7.6 0.291 0.299
e 1.27 0.050
H 10.00 10.65 0.394 0.419
h 0.25 0.75 0.010 0.030
L 0.4 1.27 0.016 0.050
k0°8°0°8°
ddd 0.100 0.004
SO-20 MECHANICAL DATA
0016022D
74VHC574
10/14
DIM. mm. inch
MIN. TYP MAX. MIN. TYP. MAX.
A 1.2 0.047
A1 0.05 0.15 0.002 0.004 0.006
A2 0.8 1 1.05 0.031 0.039 0.041
b 0.19 0.30 0.007 0.012
c 0.09 0.20 0.004 0.0079
D 6.4 6.5 6.6 0.252 0.256 0.260
E 6.2 6.4 6.6 0.244 0.252 0.260
E1 4.3 4.4 4.48 0.169 0.173 0.176
e 0.65 BSC 0.0256 BSC
K0˚ 8˚0˚ 8˚
L 0.45 0.60 0.75 0.018 0.024 0.030
TSSOP20 MECHANICAL DATA
cE
b
A2
A
E1
D
1
PIN 1 IDENTIFICATION
A1 L
K
e
0087225C
74VHC574
11/14
DIM. mm. inch
MIN. TYP MAX. MIN. TYP. MAX.
A 330 12.992
C 12.8 13.2 0.504 0.519
D 20.2 0.795
N 60 2.362
T 30.4 1.197
Ao 10.8 11 0.425 0.433
Bo 13.2 13.4 0.520 0.528
Ko 3.1 3.3 0.122 0.130
Po 3.9 4.1 0.153 0.161
P 11.9 12.1 0.468 0.476
Tape & Reel SO-20 MECHANICAL DATA
74VHC574
12/14
DIM. mm. inch
MIN. TYP MAX. MIN. TYP. MAX.
A 330 12.992
C 12.8 13.2 0.504 0.519
D 20.2 0.795
N 60 2.362
T 22.4 0.882
Ao 6.8 7 0.268 0.276
Bo 6.9 7.1 0.272 0.280
Ko 1.7 1.9 0.067 0.075
Po 3.9 4.1 0.153 0.161
P 11.9 12.1 0.468 0.476
Tape & Reel TSSOP20 MECHANICAL DATA
74VHC574
13/14
Table 10: Revision History
Date Revisio n Descrip tion of Change s
12-Nov-2004 4 Order Codes Revision - pag. 1.
74VHC574
14/14
Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences
of use of s uc h infor mation nor for a ny i nfring eme nt o f p atent s or o ther ri ghts of t hird parti es wh ich m ay res ult fr om i ts us e. No li cens e i s gr an ted
by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in thi s publication are subject
to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are n ot
authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.
The ST logo is a registered trademark of STMicroelectronics
All other names are the property of their respective owners
© 2004 STMicroelectronics - All Rights Reserved
STMicroelectronics group of companies
Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -
Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America
www.st.com