[ /Title (CD74 AC74, CD74 ACT74 ) /Subject (Dual DType FlipFlop with Set and Reset PositiveEdgeTriggered) /Autho r () /Keywords (Harris Semiconductor, Advan ced CMOS , Harris Semiconductor, Advan CD54/74AC74, CD54/74ACT74 Data sheet acquired from Harris Semiconductor SCHS231C September 1998 - Revised June 2002 Dual D-Type Flip-Flop with Set and Reset Positive-Edge-Triggered Features Description * Buffered Inputs The 'AC74 and 'ACT74 dual D-type, positive edge triggered flip-flops use ADVANCED CMOS technology. These flipflops have independent DATA, SET, RESET, and CLOCK inputs and Q and Q outputs. The logic level present at the data input is transferred to the output during the positive going transition of the clock pulse. SET and RESET are independent of the clock and are accomplished by a low level at the appropriate input. * Typical Propagation Delay (AC00) - 4.9ns at VCC = 5V, TA = 25oC, CL = 50pF * Exceeds 2kV ESD Protection MIL-STD-883, Method 3015 * SCR-Lachup-Resistant CMOS Process and Circuit Design Ordering Information * Speed of Bipolar FASTTM/AS/S with Significantly Reduced Power Consumption PART NUMBER * Balanced Propagation Delays TEMP. RANGE (oC) CD54AC74F3A * AC Types Feature 1.5V to 5.5V Operation and Balanced Noise Immunity at 30% of the Supply * 24mA Output Drive Current - Fanout to 15 FASTTM ICs - Drives 50 Transmission Lines -55 to 125 PACKAGE 14 Ld CERDIP CD74AC74E 0 to 70, -40 to 85, -55 to 125 14 Ld PDIP CD74AC74EX 0 to 70, -40 to 85, -55 to 125 14 Ld PDIP CD74AC74M 0 to 70, -40 to 85, -55 to 125 14 Ld SOIC CD54ACT74F3A -55 to 125 14 Ld CERDIP CD74ACT74E 0 to 70, -40 to 85, -55 to 125 14 Ld PDIP CD74ACT74EX 0 to 70, -40 to 85, -55 to 125 14 Ld PDIP CD74ACT74M 0 to 70, -40 to 85, -55 to 125 14 Ld SOIC NOTES: 1. When ordering, use the entire part number. Add the suffix 96 to obtain the variant in the tape and reel. 2. Wafer and die for this part number is available which meets all electrical specifications. Please contact your local TI sales office or customer service for ordering information. CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures. FASTTM is a Trademark of Fairchild Semiconductor. Copyright (c) 2002, Texas Instruments Incorporated 1 CD54/74AC74, CD54/74ACT74 Pinout CD54AC74, CD54ACT74 (CERDIP) CD74AC74, CD74ACT74 (PDIP, SOIC) TOP VIEW 1R 1 14 VCC 1D 2 13 2R 1CP 3 12 2D 1S 4 11 2CP 1Q 5 10 2S 1Q 6 9 2Q GND 7 8 2Q Functional Diagram 1R 1 2 3 1CP 1S 2R R D 1D 6 CP 1Q 1Q S 4 13 12 2D R D 11 2CP 2S 5 FF1 10 9 FF2 8 CP 2Q 2Q S TRUTH TABLE INPUTS OUTPUTS SET RESET CP D Q Q L H X X H L L H H L X X L L X X H H H H L H H L L H H H L X Q0 Q0 H (Note 5) H (Note 5) NOTES: 3. H = High level (steady state), L = Low level (steady state), X = Don't care, = Transition from Low to High level. 4. Q0 = the level of Q before the indicated input conditions were established. 5. This configuration is nonstable, that is, it will not persist when set and reset inputs return to their inactive (high) level. 2 CD54/74AC74, CD54/74ACT74 Absolute Maximum Ratings Thermal Information DC Supply Voltage, VCC . . . . . . . . . . . . . . . . . . . . . . . . -0.5V to 6V DC Input Diode Current, IIK For VI < -0.5V or VI > VCC + 0.5V . . . . . . . . . . . . . . . . . . . . . .20mA DC Output Diode Current, IOK For VO < -0.5V or VO > VCC + 0.5V . . . . . . . . . . . . . . . . . . . .50mA DC Output Source or Sink Current per Output Pin, IO For VO > -0.5V or VO < VCC + 0.5V . . . . . . . . . . . . . . . . . . . .50mA DC VCC or Ground Current, ICC or IGND (Note 6) . . . . . . . . .100mA Thermal Resistance (Typical, Note 8) JA (oC/W) PDIP Package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 90 SOIC Package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 175 Maximum Junction Temperature (Plastic Package) . . . . . . . . . . 150oC Maximum Storage Temperature Range . . . . . . . . . .-65oC to 150oC Maximum Lead Temperature (Soldering 10s) . . . . . . . . . . . . . 300oC Operating Conditions Temperature Range,TA . . . . . . . . . . . . . . . . . . . . . . . -55oC to 125oC Supply Voltage Range, VCC (Note 7) AC Types. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .1.5V to 5.5V ACT Types . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .4.5V to 5.5V DC Input or Output Voltage, VI, VO . . . . . . . . . . . . . . . . . 0V to VCC Input Rise and Fall Slew Rate, dt/dv AC Types, 1.5V to 3V . . . . . . . . . . . . . . . . . . . . . . . . . 50ns (Max) AC Types, 3.6V to 5.5V . . . . . . . . . . . . . . . . . . . . . . . . 20ns (Max) ACT Types, 4.5V to 5.5V. . . . . . . . . . . . . . . . . . . . . . . 10ns (Max) CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. NOTES: 6. For up to 4 outputs per device, add 25mA for each additional output. 7. Unless otherwise specified, all voltages are referenced to ground. 8. JA is measured with the component mounted on an evaluation PC board in free air. DC Electrical Specifications TEST CONDITIONS PARAMETER -40oC TO 85oC 25oC -55oC TO 125oC SYMBOL VI (V) IO (mA) VCC (V) MIN MAX MIN MAX MIN MAX UNITS VIH - - 1.5 1.2 - 1.2 - 1.2 - V AC TYPES High Level Input Voltage Low Level Input Voltage High Level Output Voltage VIL VOH - VIH or VIL 3 2.1 - 2.1 - 2.1 - V 5.5 3.85 - 3.85 - 3.85 - V 1.5 - 0.3 - 0.3 - 0.3 V 3 - 0.9 - 0.9 - 0.9 V 5.5 - 1.65 - 1.65 - 1.65 V -0.05 1.5 1.4 - 1.4 - 1.4 - V -0.05 3 2.9 - 2.9 - 2.9 - V -0.05 4.5 4.4 - 4.4 - 4.4 - V -4 3 2.58 - 2.48 - 2.4 - V -24 4.5 3.94 - 3.8 - 3.7 - V -75 (Note 9, 10) 5.5 - - 3.85 - - - V -50 (Note 9, 10) 5.5 - - - - 3.85 - V - 3 CD54/74AC74, CD54/74ACT74 DC Electrical Specifications (Continued) TEST CONDITIONS PARAMETER Low Level Output Voltage -40oC TO 85oC 25oC -55oC TO 125oC SYMBOL VI (V) IO (mA) VCC (V) MIN MAX MIN MAX MIN MAX UNITS VOL VIH or VIL 0.05 1.5 - 0.1 - 0.1 - 0.1 V 0.05 3 - 0.1 - 0.1 - 0.1 V 0.05 4.5 - 0.1 - 0.1 - 0.1 V 12 3 - 0.36 - 0.44 - 0.5 V 24 4.5 - 0.36 - 0.44 - 0.5 V 75 (Note 9, 10) 5.5 - - - 1.65 - - V 50 (Note 9, 10) 5.5 - - - - - 1.65 V II VCC or GND - 5.5 - 0.1 - 1 - 1 A ICC VCC or GND 0 5.5 - 4 - 40 - 80 A High Level Input Voltage VIH - - 4.5 to 5.5 2 - 2 - 2 - V Low Level Input Voltage VIL - - 4.5 to 5.5 - 0.8 - 0.8 - 0.8 V High Level Output Voltage VOH VIH or VIL -0.05 4.5 4.4 - 4.4 - 4.4 - V -24 4.5 3.94 - 3.8 - 3.7 - V -75 (Note 9, 10) 5.5 - - 3.85 - - - V -50 (Note 9, 10) 5.5 - - - - 3.85 - V 0.05 4.5 - 0.1 - 0.1 - 0.1 V 24 4.5 - 0.36 - 0.44 - 0.5 V 75 (Note 9, 10) 5.5 - - - 1.65 - - V 50 (Note 9, 10) 5.5 - - - - - 1.65 V Input Leakage Current Quiescent Supply Current, FF ACT TYPES Low Level Output Voltage Input Leakage Current Quiescent Supply Current, FF Additional Supply Current per Input Pin TTL Inputs High 1 Unit Load VOL VIH or VIL II VCC or GND - 5.5 - 0.1 - 1 - 1 A ICC VCC or GND 0 5.5 - 4 - 40 - 80 A ICC VCC -2.1 - 4.5 to 5.5 - 2.4 - 2.8 - 3 mA NOTES: 9. Test one output at a time for a 1-second maximum duration. Measurement is made by forcing current and measuring voltage to minimize power dissipation. 10. Test verifies a minimum 50 transmission-line-drive capability at 85oC, 75 at 125oC. ACT Input Load Table INPUT UNIT LOAD D 0.53 R, S 0.58 CP 1 NOTE: Unit load is ICC limit specified in DC Electrical Specifications Table, e.g., 2.4mA max at 25oC. 4 CD54/74AC74, CD54/74ACT74 Prerequisite For Switching Function PARAMETER -40oC TO 85oC -55oC TO 125oC SYMBOL VCC (V) MIN MAX MIN MAX UNITS tSU 1.5 39 - 44 - ns 3.3 (Note 11) 4.3 - 4.9 - ns 5 (Note 12) 3.1 - 3.5 - ns 1.5 0 - 0 - ns 3.3 0 - 0 - ns 5 0 - 0 - ns 1.5 30 - 34 - ns 3.3 4.1 - 4.7 - ns 5 2.4 - 2.7 - ns 1.5 44 - 50 - ns 3.3 4.9 - 5.6 - ns 5 3.5 - 4 - ns 1.5 49 - 56 - ns 3.3 5.5 - 6.3 - ns 5 3.9 - 4.5 - ns 1.5 10 - 9 - MHz 3.3 90 - 79 - MHz 5 125 - 110 - MHz AC TYPES Data to CP Setup Time Hold Time tH Removal Time, R, S to CP tREM Pulse Width, R, S tW Pulse Width, CP tW CP Frequency fMAX ACT TYPES Data to CP Setup Time tSU 5 (Note 12) 3.5 - 4 - ns Hold Time tH 5 0 - 0 - ns tREM 5 2.4 - 2.7 - ns Pulse Width, R, S tW 5 4.4 - 5 - ns Pulse Width, CP tW 5 5 - 5.7 - ns fMAX 5 97 - 85 - MHz Removal Time, R, S to CP CP Frequency NOTES: 11. 3.3V Min at 3.6V. 12. 5V Min at 4.5V. Switching Specifications Input tr, tf = 3ns, CL = 50pF (Worst Case) -40oC TO 85oC PARAMETER -55oC TO 125oC SYMBOL VCC (V) MIN TYP MAX MIN TYP MAX UNITS tPLH, tPHL 1.5 - - 114 - - 125 ns 3.3 (Note 14) 3.6 - 12.7 3.5 - 14 ns 5 (Note 15) 2.6 - 9.1 2.5 - 10 ns AC TYPES Propagation Delay, CP to Q, Q 5 CD54/74AC74, CD54/74ACT74 Switching Specifications Input tr, tf = 3ns, CL = 50pF (Worst Case) (Continued) -40oC TO 85oC -55oC TO 125oC PARAMETER SYMBOL VCC (V) MIN TYP MAX MIN TYP MAX UNITS Propagation Delay, R, S to Q, Q tPLH 1.5 - - 120 - - 132 ns 3.3 3.8 - 13.4 3.7 - 14.7 ns 5 2.7 - 9.5 2.6 - 10.5 ns 1.5 - - 131 - - 144 ns 3.3 4.1 - 14.6 4 - 16.1 ns 5 3 - 10.4 2.9 - 11.5 ns CI - - - 10 - - 10 pF CPD (Note 16) - - 55 - - 55 - pF Propagation Delay, CP to Q, Q tPHL tPLH 5 (Note 15) 2.5 - 8.6 2.4 - 9.5 ns Propagation Delay, R, S to Q, Q tPLH 5 3 - 10.5 2.9 - 11.5 ns tPHL 5 3.2 - 11.4 3.1 - 12.5 ns CI - - - 10 - - 10 pF CPD (Note 16) - - 55 - - 55 - pF tPHL Input Capacitance Power Dissipation Capacitance ACT TYPES Input Capacitance Power Dissipation Capacitance NOTES: 13. Limits tested 100%. 14. 3.3V Min at 3.6V, Max at 3V. 15. 5V Min at 5.5V, Max at 4.5V. 16. CPD is used to determine the dynamic power consumption per flip-flop. PD = CPDVCC2 fi + (CLVCC2 fo) + VCC ICC where fi = input frequency, fo = output frequency, CL = output load capacitance, VCC = supply voltage. INPUT LEVEL R (S) VS VS GND INPUT LEVEL CP VS GND VS tW Q OR Q INPUT tPLH tPHL VS VS tREM tW VS CP VS tPLH (Q) Q Q VS (Q) FIGURE 1. FIGURE 2. INPUT LEVEL D VS VS GND INPUT LEVEL VS tH(L) tSU(L) CP VS GND FIGURE 3. 6 VS tH(H) tSU(H) VS CD54/74AC74, CD54/74ACT74 OUTPUT RL (NOTE) 500 DUT OUTPUT LOAD CL 50pF NOTE: For AC Series Only: When VCC = 1.5V, RL = 1k. AC ACT VCC 3V Input Switching Voltage, VS 0.5 VCC 1.5V Output Switching Voltage, VS 0.5 VCC 0.5 VCC Input Level FIGURE 4. PROPAGATION DELAY TIMES 7 IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment. TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed. TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards. TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI. Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements. Mailing Address: Texas Instruments Post Office Box 655303 Dallas, Texas 75265 Copyright 2002, Texas Instruments Incorporated