TPS542941 www.ti.com SLVSBI3B - JULY 2012 - REVISED OCTOBER 2013 2A/3A Dual Channel Synchronous Step-Down Switcher with Integrated FET Check for Samples: TPS542941 FEATURES APPLICATIONS * * 1 2 * * * * * * * * * * * * * * * * * D-CAP2TM Control Mode - Fast Transient Response - No External Parts Required For Loop Compensation - Compatible with Ceramic Output Capacitors Wide Input Voltage Range : 4.5 V to 18 V Output Voltage Range : 0.76V to 7V Highly Efficient Integrated FETs Optimized for Low Duty Cycle Applications - 150 m (High Side) and 100 m (Low Side) High Initial Reference Accuracy 2A CH1 / 3A CH2 Continuous Load Current Low-Side rDS(on) Loss-Less Current Sensing Fixed Soft Start : 1.0ms Non-Sinking Pre-Biased Soft Start Powergood 700 kHz Switching Frequency Cycle-by-Cycle Over-Current Limit Control OCL/UVLO/TSD Protections Hiccup Timer for Overload Protection Adaptive Gate Drivers with Integrated Boost PMOS Switch OCP Constant Due To Thermally Compensated rDS(on) with 4000ppm/ 16-Pin HTSSOP, 16-Pin VQFN Auto-Skip Eco-modeTM for High Efficiency at Light Load Point-of-Load Regulation in Low Power Systems for Wide Range of Applications - Digital TV Power Supply - Networking Home Terminal - Digital Set Top Box (STB) - DVD Player/Recorder - Gaming Consoles and Other DESCRIPTION The TPS542941 is a dual, adaptive on-time DCAP2TM mode synchronous buck converter. The TPS542941 enables system designers to complete the suite of various end equipment's power bus regulators with a cost effective, low component count, and low standby current solution. The main control loops of the TPS542941 use the D-CAP2TM mode control which provides a very fast transient response with no external compensation components. The adaptive on-time control supports seamless transition between PWM mode at higher load conditions and Eco-modeTM operation at light loads. Eco-modeTM allows the TPS542941 to maintain high efficiency during lighter load conditions. The TPS542941 is able to adapt to both low equivalent series resistance (ESR) output capacitors such as POSCAP or SPCAP, and ultra-low ESR, ceramic capacitors. The device provides convenient and efficient operation with input voltages from 4.5V to 18V. The TPS542941 is available in a 4.4mm x 5.0mm 16 pin TSSOP (PWP) package, and 4mm x 4mm 16-pin VQFN (RSA) package specified for an ambient temperature range from -40C to 85C. Input Voltage VO2 = 1.5 V (50 mV/div) C11 VO1 L11 1 VIN1 2 VBST1 VIN2 16 C12 VBST2 15 C32 C31 3 SW1 L12 C22 4 PGND PGND1 5 EN1 6 PG1 TPS542941 HTSSOP16 PGND2 13 Iout (2 A/div) PGND EN2 12 PG2 11 VFB2 10 (PowerPAD) R11 R21 VO2 SW2 14 C21 7 VFB1 R12 C4 8 GND VREG5 R22 9 PGND SGND t - Time - 100 ms/div SGND 1 2 Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. D-CAP2, Eco-mode, PowerPAD are trademarks of Texas Instruments. PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. Copyright (c) 2012-2013, Texas Instruments Incorporated TPS542941 SLVSBI3B - JULY 2012 - REVISED OCTOBER 2013 www.ti.com These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates. ORDERING INFORMATION (1) TA PACKAGE (2) (3) ORDERING PART NUMBER PWP TPS542941RSAR RSA (2) (3) OUTPUT SUPPLY Tape-and-Reel 16 TPS542941PWP -40 to 85 (1) PINS TPS542941PWPR Tube 16 TPS542941RSAT Tape-and-Reel For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com Package drawings, thermal data, and symbolization are available at www.ti.com/packaging. All packaging options have Cu NIPDAU lead/ball finish. ABSOLUTE MAXIMUM RATINGS over operating free-air temperature range (unless otherwise noted) (1) (2) VALUE Input voltage range Output voltage range Electrostatic discharge VIN1, VIN2, EN1, EN2 -0.3 to 20 VBST1, VBST2 -0.3 to 26 VBST1, VBST2 (10ns transient) -0.3 to 28 VBST1-SW1 , VBST2-SW2 -0.3 to 6.5 VFB1, VFB2 -0.3 to 6.5 SW1, SW2 -2 to 20 SW1, SW2 (10ns transient) -3 to 22 VREG5, PG1, PG2 -0.3 to 6.5 PGND1, PGND2 -0.3 to 0.3 Human Body Model (HBM) 2 V V kV 500 V TA Operating ambient temperature range -40 to 85 C TSTG Storage temperature range -55 to 150 C TJ Junction temperature range -40 to 150 C (1) (2) Charged Device Model (CDM) UNIT Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" are not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. All voltages are with respect to IC GND terminal. THERMAL INFORMATION THERMAL METRIC (1) TPS542941 PWP (16) PINS RSA (16) PINS JA Junction-to-ambient thermal resistance 47.5 34.9 JCtop Junction-to-case (top) thermal resistance 27.1 40.0 JB Junction-to-board thermal resistance 20.8 11.8 JT Junction-to-top characterization parameter 1.0 0.7 JB Junction-to-board characterization parameter 20.6 11.8 JCbot Junction-to-case (bottom) thermal resistance 2.7 3.3 (1) 2 UNITS C/W For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953. Submit Documentation Feedback Copyright (c) 2012-2013, Texas Instruments Incorporated Product Folder Links: TPS542941 TPS542941 www.ti.com SLVSBI3B - JULY 2012 - REVISED OCTOBER 2013 RECOMMENDED OPERATING CONDITIONS over operating free-air temperature range (unless otherwise noted) VALUES Supply input voltage range Input voltage range VIN1, VIN2 MAX 4.5 18 VBST1, VBST2 -0.1 24 VBST1, VBST2 (10ns transient) -0.1 27 VBST1-SW1, VBST2-SW2 -0.1 5.7 VFB1, VFB2 -0.1 5.7 EN1, EN2 -0.1 18 SW1, SW2 -1.0 18 SW1, SW2 (10ns transient) Output voltage range MIN -3 21 VREG5, PG1 , PG2 -0.1 5.7 PGND1, PGND2 -0.1 0.1 UNIT V V V TA Operating free-air temperature -40 85 C TJ Operating Junction Temperature -40 150 C ELECTRICAL CHARACTERISTICS (1) over recommended free-air temperature range, VIN = 12 V (unless otherwise noted) PARAMETER CONDITIONS MIN TYP MAX UNIT 1300 2000 A 80 150 A 765 773 mV 115 ppm/ 0.4 A SUPPLY CURRENT IIN VIN supply current TA = 25C, EN1 = EN2 = 5 V, VFB1 = VFB2 = 0.8 V IVINSDN VIN shutdown current TA = 25C, FEEDBACK VOLTAGE VVFBTHLx VFBx threshold voltage TA = 25C, CH1 = 3.3 V, CH2 = 1.5 V TCVFBx Temperature coefficient On the basis of 25C (2) -115 758 IVFBx VFB Input Current VFBx = 0.8 V, TA = 25C -0.4 0.2 VREG5 OUTPUT VVREG5 VREG5 output voltage TA = 25C, 6 V < VIN1 < 18 V, IVREG = 5 mA 5.5 V IVREG5 Output current VIN1 = 6 V, VREG5 = 4.0 V, TA = 25C (2) 75 mA High side switch resistance TA = 25, VBSTx-SWx = 5.5 V 150 m 100 m MOSFETs rDS(on)H rDS(on)L Low side switch resistance TA = 25 (2) (2) ON-TIME TIMER CONTROL TON1 SW1 On Time SW1 = 12 V, VO1 = 1.2 V 165 ns TON2 SW2 On Time SW2 = 12 V, VO2 = 1.2 V 165 ns TOFF1 SW1 Min off time TA = 25, VFB1 = 0.7 V (2) 220 ns SW2 Min off time TA = 25, VFB2 = 0.7 V (2) 220 ns Soft-start time Internal soft-start time 1.0 ms TOFF2 SOFT START TSS (1) (2) x means either 1 or 2, that is, VFBx means VFB1 or VFB2. Specified by design. Not production tested. Submit Documentation Feedback Copyright (c) 2012-2013, Texas Instruments Incorporated Product Folder Links: TPS542941 3 TPS542941 SLVSBI3B - JULY 2012 - REVISED OCTOBER 2013 www.ti.com ELECTRICAL CHARACTERISTICS(1) (continued) over recommended free-air temperature range, VIN = 12 V (unless otherwise noted) PARAMETER CONDITIONS MIN TYP MAX UNIT 110 POWER GOOD VPGTH PGx threshold RPG PGx pull-down resistance TPGDLY PGx delay time TPGCOMPSS PGx comparator start-up delay PG from lower VOx (going high) 84% PG from higher VOx (going low) 116% VPGx = 0.5 V 50 Delay for PGx going high 75 1.5 Delay for PGx going low PGx comparator wake-up delay ms 2 s 1.5 ms UVLO VUVREG5 VREG5 UVLO threshold VREG5 rising 3.83 Hysteresis V 0.6 LOGIC THRESHOLDs VENH ENx H-level threshold voltage VENL ENx L-level threshold voltage RENx_IN ENx input resistance 2.0 V 0.4 V ENx = 12 V 225 450 900 k CURRENT LIMITs IOCL1 CH1 Current limit LOUT1 = 2.2 H (3) 2.7 3.9 4.5 A IOCL2 CH2 Current limit LOUT2 = 1.5 H (3) 3.5 4.7 5.4 A 63% 68% 73% OUTPUT UNDERVOLTAGE AND OVERVOLTAGE PROTECTION (UVP, OVP) VUVP Output UVP trip threshold TUVPDEL Output UVP delay time measured on VFBx 1.5 ms TUVPEN Output UVP enable delay 1.5 ms THERMAL SHUTDOWN TSD (3) 4 Thermal shutdown threshold Shutdown temperature (3) Hysteresis (3) 155 25 C Specified by design. Not production tested. Submit Documentation Feedback Copyright (c) 2012-2013, Texas Instruments Incorporated Product Folder Links: TPS542941 TPS542941 www.ti.com SLVSBI3B - JULY 2012 - REVISED OCTOBER 2013 DEVICE INFORMATION 4 PGND1 TPS542941 5 EN1 HTSSOP16 6 PG1 7 VFB1 8 GND SW 2 14 PGND 2 13 EN2 12 PG2 11 VFB2 10 VREG5 9 VBST2 1 VIN2 2 PG2 SW1 16 15 14 13 12 VFB2 11 VREG5 PowerPAD VIN1 3 10 GND VBST1 4 9 VFB1 (PowerPAD) SW1 5 6 7 8 PG1 3 VBST2 15 EN2 VBST1 16 EN1 2 VIN2 PGND2 VIN1 PGND1 1 RSA PACKAGE (TOP VIEW) SW2 HTSSOP PACKAGE (TOP VIEW) PIN FUNCTIONS (1) PIN NAME NUMBER I/O PWP RSA VIN1 1 3 VIN2 16 2 VBST1 2 4 VBST2 15 1 SW1 3 5 SW2 14 16 PGND1 4 6 PGND2 13 15 EN1 5 7 EN2 12 14 PG1 6 -- PG2 11 -- DESCRIPTION I Power inputs and connects to both high side NFET drains. Supply Input for 5.5V linear regulator. I Supply input for high-side NFET gate drive circuit. Connect 0.1F ceramic capacitor between VBSTx and SWx pins. An internal diode is connected between VREG5 and VBSTx I/O Switch node connections for both the high-side NFETs and low-side NFETs. Input of current comparator. I/O Ground returns for low-side MOSFETs. Input of current comparator. I Enable. Pull High to enable according converter. O Open drain power good outputs. Low indicates the corresponding output voltage is out of regulation. I D-CAP2 feedback inputs. Connect to output voltage with resistor divider. VFB1 7 9 VFB2 10 12 GND 8 10 I/O Signal GND. Connect sensitive VFBx returns to GND at a single point. VREG5 9 11 O Output of 5.5V linear regulator. Bypass to GND with a high-quality ceramic capacitor of at least 1.0 F. VREG5 is active when VIN1 is high. Back side Back side I/O Thermal pad of the package. Must be soldered to achieve appropriate dissipation. Must be connected to GND. PowerPADTM (1) x means either 1 or 2, that is, VFBx means VFB1 or VFB2. Submit Documentation Feedback Copyright (c) 2012-2013, Texas Instruments Incorporated Product Folder Links: TPS542941 5 TPS542941 SLVSBI3B - JULY 2012 - REVISED OCTOBER 2013 www.ti.com FUNCTIONAL BLOCK DIAGRAM - 16% VIN1 PG Comp VIN1 +16% PG1 VBST1 - 32 UV1 Control logic 0.1 F VO1 SW1 Ref1 VFB1 PGND1 Err SS1 Ref_OCL PGND1 SW1 OCP1 EN1 EN2 EN Logic PGND1 Comp SW1 ZC1 EN Logic VIN1 VREG5 GND CH1 Min-off timer 5VREG 1.0 F CH2 Min-off timer Fixed SoftStart SS1 UV1 UV2 SS2 UVLO TSD - 32 Ref1 Ref2 REF UVLO Protection Logic VIN2 VIN2 VBST2 UV2 Control logic 0.1 F VO2 SW2 Ref 2 PGND2 SS2 VFB2 Ref_OCL - 16% 6 PGND2 SW2 +16% SW2 ZC2 PG Comp PG2 PGND2 Err Comp OCP2 Submit Documentation Feedback Copyright (c) 2012-2013, Texas Instruments Incorporated Product Folder Links: TPS542941 TPS542941 www.ti.com SLVSBI3B - JULY 2012 - REVISED OCTOBER 2013 OVERVIEW The TPS542941 is a 2A/3A dual synchronous step-down (buck) converter with two integrated N-channel MOSFETs for each channel. It operates using D-CAP2TM control mode. The fast transient response of D-CAP2TM control reduces the required output capacitance to meet a specific level of performance. Proprietary internal circuitry allows the use of low ESR output capacitors including ceramic and special polymer types. DETAILED DESCRIPTION PWM Operation The main control loop of the TPS542941 is an adaptive on-time pulse width modulation (PWM) controller that supports a proprietary D-CAP2TM control mode. D-CAP2TM control combines constant on-time control with an internal compensation circuit for pseudo-fixed frequency and low external component count configuration with both low ESR and ceramic output capacitors. It is stable even with virtually no ripple at the output. At the beginning of each cycle, the high-side MOSFET is turned on. This MOSFET is turned off when the internal timer expires. This timer is set by the converter's input voltage, VINx, and the output voltage, VOx, to maintain a pseudo-fixed frequency over the input voltage range hence it is called adaptive on-time control. The timer is reset and the high-side MOSFET is turned on again when the feedback voltage falls below the nominal output voltage. An internal ramp is added to the reference voltage to simulate output voltage ripple, eliminating the need for ESR induced output ripple from D-CAPTM control. PWM Frequency and Adaptive On-Time Control TPS542941 uses an adaptive on-time control scheme and does not have a dedicated on board oscillator. The TPS542941 runs with a pseudo-fixed frequency of 700 kHz by using the input voltage and output voltage to set the on-time timer. The on-time is inversely proportional to the input voltage and proportional to the output voltage, therefore, when the duty ratio is VOx/VINx, the frequency is constant. Auto-Skip Eco-modeTM Control The TPS542941 is designed with Auto-Skip Eco-modeTM to increase light load efficiency. As the output current decreases from heavy load condition, the inductor current also reduces and eventually comes to the point where its ripple valley touches the zero level, which is the boundary between continuous conduction and discontinuous conduction modes. The rectifying MOSFET is turned off when zero inductor current is detected. As the load current further decreases the converter runs into discontinuous conduction mode. The on-time is kept almost half as it was in the continuous conduction mode because it takes longer to discharge the output capacitor with smaller load current to the nominal output voltage. The transition point to the light load operation IOx(LL) current can be estimated with Equation 1with 700-kHz used as fSW. (VINx - VOx ) VOx 1 IOx(LL) = 2 L1x fSW VINx (1) Soft Start and Pre-Biased Soft Start The TPS542941 has an internal, 1.0ms, soft-start for each channel. When the ENx pin becomes high, an internal DAC begins ramping up the reference voltage to the PWM comparator. Smooth control of the output voltage is maintained during start up. The TPS542941 contains a unique circuit to prevent current from being pulled from the output during startup if the output is pre-biased. When the soft-start commands a voltage higher than the pre-bias level (internal soft start becomes greater than internal feedback voltage, VFBx), the controller slowly activates synchronous rectification by starting the first low side FET gate driver pulses with a narrow on-time. It then increments that ontime on a cycle-by-cycle basis until it coincides with the time dictated by (1-D), where D is the duty cycle of the converter. This scheme prevents the initial sinking of the pre-biased output, and ensures that the output voltage (VOx) starts and ramps up smoothly into regulation from pre-biased startup to normal mode operation. Submit Documentation Feedback Copyright (c) 2012-2013, Texas Instruments Incorporated Product Folder Links: TPS542941 7 TPS542941 SLVSBI3B - JULY 2012 - REVISED OCTOBER 2013 www.ti.com POWERGOOD The TPS542941 has power-good outputs that are measured on VFBx. The power-good function is activated after the soft-start has finished. If the output voltage is within 16% of the target voltage, the internal comparator detects the power good state and the power good signal becomes high after 1.5ms delay. During start-up, this internal delay starts after 1.5ms of the UVP Enable delay time to avoid a glitch of the power-good signal. If the feedback voltage goes outside of 16% of the target value, the power-good signal becomes low after 2s. Current Sensing and Over-Current Protection The output over-current protection (OCP) is implemented using a cycle-by-cycle valley detection control circuit. The switch current is monitored by measuring the low-side FET switch voltage between the SWx and PGNDx pins. This voltage is proportional to the switch current and the on-resistance of the FET. To improve the measurement accuracy, the voltage sensing is temperature compensated. During the on-time of the high-side FET switch, the switch current increases at a linear rate determined by VINx, VOx, the on-time and the output inductor value. During the on-time of the low-side FET switch, this current decreases linearly. The average value of the switch current is the load current IOUTx. If the sensed voltage on the low-side FET is above the voltage proportional to the current limit, the converter keeps the low-side switch on until the measured voltage falls below the voltage corresponding to the current limit and a new switching cycle begins. In subsequent switching cycles, the on-time is set to the value determined for CCM and the current is monitored in the same manner. Important considerations for this type of over-current protection: The load current is one half of the peak-to-peak inductor current higher than the over-current threshold. Also when the current is being limited, the output voltage tends to fall as the demanded load current may be higher than the current available from the converter. When the over current condition is removed, the output voltage returns to the regulated value. This protection is nonlatching. Undervoltage Protection and Hiccup Mode Hiccup mode of operation protects the power supply from being damaged during an over-current fault condition. If the OCL comparator circuit detects an over-current event the output voltage falls. When the feedback voltage falls below 68% of the reference voltage, the UVP comparator output goes high and an internal UVP delay counter begins counting. After counting UVP delay time, the TPS542941 shuts off the power supply for a given time (7x UVP Enable Delay Time) and then tries to re-start the power supply. If the over-load condition has been removed, the power supply starts and operates normally; otherwise, the TPS542941 detects another over-current event and shuts off the power supply again, repeating the previous cycle. Excess heat due to overload lasts for only a short duration in the hiccup cycle, therefore the junction temperature of the power device is much lower. UVLO Protection Under-voltage lock out protection (UVLO) monitors the voltage of the VREG5 pin. When the VREG5 voltage is lower than the UVLO threshold, the TPS542941 shuts down. As soon as the voltage increases above the UVLO threshold, the converter starts again. Thermal Shutdown TPS542941 monitors its temperature. If the temperature exceeds the threshold value (typically 155C), the device shuts down. When the temperature falls below the threshold, the IC starts again. When VIN1 starts up and VREG5 output voltage is below its nominal value, the thermal shutdown threshold is lower than 155C. As long as VIN1 rises, TJ must be kept below 110C. 8 Submit Documentation Feedback Copyright (c) 2012-2013, Texas Instruments Incorporated Product Folder Links: TPS542941 TPS542941 www.ti.com SLVSBI3B - JULY 2012 - REVISED OCTOBER 2013 TYPICAL CHARACTERISTICS One output is enabled unless otherwise noted. VIN = VIN1 or VIN2. VIN = 12 V, TA = 25C (unless otherwise noted). EN1, EN2 = ON 1600 Icc - Supply Current (A) Supply Current-Shutdown Current (A) 1800 1400 1200 1000 800 600 400 200 VIN1, VIN2 = 12 V 0 -50 0 50 100 Junction Temperature (C) 150 120 100 80 60 40 20 VIN1, VIN2 = 12 V 0 -50 50 3.40 45 3.38 40 3.36 35 30 25 20 15 10 50 100 Junction Temperature (C) 0 5 10 EN Input Voltage (V) 15 3.32 3.30 3.28 3.26 VIN = 6 V VIN = 12 V VIN = 18 V 3.20 0.0 20 0.2 0.5 0.8 1.0 1.2 Output Current (A) G003 1.5 1.8 2.0 G004 Figure 4. VO1 = 3.3V Output Voltage vs Output Current 1.55 3.40 VOUT = 1.5 V 3.38 3.36 Output Voltage (V) 1.53 1.52 1.51 1.50 1.49 1.48 VIN = 5 V VIN = 12 V VIN = 18 V 1.47 1.46 1.45 0.0 G002 3.34 3.22 Figure 3. EN Current vs EN Voltage (VEN = 12V) 1.54 150 VOUT = 3.3 V 3.24 EN1 EN2 5 0 0 Figure 2. Input Shutdown Current vs Junction Temperature Output Voltage (V) EN Input Current (A) EN1. EN2 = OFF 140 G001 Figure 1. Input Current vs Junction Temperature Output Voltage (V) 160 0.5 1.0 1.5 2.0 Output Current (A) 2.5 3.34 3.32 3.30 3.28 3.26 3.24 IOUT = 10 mA IOUT = 1 A 3.22 3.0 3.20 0 G005 Figure 5. VO2 = 1.5V Output Voltage vs Output Current 2 4 6 8 10 12 Input Voltage (V) 14 16 18 20 G006 Figure 6. VO1 = 3.3V Output Voltage vs Input Voltage Submit Documentation Feedback Copyright (c) 2012-2013, Texas Instruments Incorporated Product Folder Links: TPS542941 9 TPS542941 SLVSBI3B - JULY 2012 - REVISED OCTOBER 2013 www.ti.com TYPICAL CHARACTERISTICS (continued) One output is enabled unless otherwise noted. VIN = VIN1 or VIN2. VIN = 12 V, TA = 25C (unless otherwise noted). 1.55 1.54 Vout(50mV/div) Output Voltage (V) 1.53 1.52 1.51 1.50 1.49 Iout(1A/div) 1.48 1.47 IOUT = 10 mA IOUT = 1 A 1.46 1.45 0 2 4 6 8 10 12 Input Voltage (V) 14 16 18 20 100 ms/div G007 Figure 7. VO2 = 1.5V Output Voltage vs Input Voltage Figure 8. VO1 = 3.3V, 0 A to 4 A Load Transient Response EN1(10V/div) Vout(50mV/div) Vout(1V/div) Iout(2A/div) PG1(5V/div) 400 ms/div 100 ms/div Figure 9. VO2 = 1.5V, 0 A to 2 A Load Transient Response Figure 10. VO1 = 3.3V, PG1 100 EN2(10V/div) 90 Efficiency (%) 80 Vout2(0.5V/div) 70 60 50 40 30 VIN = 6 V VIN = 12 V VIN = 18 V 20 PG2(5V/div) 10 0 0.00 400 ms/div Figure 11. VO2 = 1.5V, PG2 10 0.25 0.50 0.75 1.00 1.25 Output Current (A) 1.50 1.75 2.00 G012 Figure 12. VO1 = 3.3V, Efficiency vs Output Current Submit Documentation Feedback Copyright (c) 2012-2013, Texas Instruments Incorporated Product Folder Links: TPS542941 TPS542941 www.ti.com SLVSBI3B - JULY 2012 - REVISED OCTOBER 2013 TYPICAL CHARACTERISTICS (continued) 100 100 90 90 80 80 70 70 Efficiency (%) Efficiency (%) One output is enabled unless otherwise noted. VIN = VIN1 or VIN2. VIN = 12 V, TA = 25C (unless otherwise noted). 60 50 40 30 50 40 30 VIN = 6 V VIN = 12 V VIN = 18 V 20 10 0 0.001 0.01 0.1 Output Current (A) 1 10 0 0.0 10 750 Switching Frequency (kHz) 800 80 70 60 50 40 30 VIN = 5 V VIN = 12 V VIN = 18 V 20 10 0.1 Output Current (A) 1 550 500 450 IOUT1 = 1 A 400 10 0 5 Switching Frequency (kHz) Switching Frequency (kHz) 10 Input Voltage (V) 700 650 600 550 500 450 15 20 20 G016 VIN1, VIN2 = 12 V 700 600 500 400 300 200 100 VOUT2 = 1.5 V 15 Figure 16. VO1 = 3.3V, SW-frequency vs Input Voltage (PWP) 800 10 Input Voltage (V) VOUT1 = 3.3 V G015 750 5 G014 600 900 0 3.0 650 800 IOUT2 = 1 A 2.5 700 Figure 15. VO2 = 1.5V, Efficiency vs Output Current 400 1.0 1.5 2.0 Output Current (A) Figure 14. VO1 = 3.3V, Efficiency vs Output Current 90 0.01 0.5 G013 100 0 0.001 VIN = 5 V VIN = 12 V VIN = 18 V 20 Figure 13. VO1 = 1.5V, Efficiency vs Output Current Efficiency (%) 60 0 0.01 G017 Figure 17. VO2 = 1.5V, SW-frequency vs Input Voltage (PWP) VOUT1 = 3.3 V 0.1 1 Output Current (A) Product Folder Links: TPS542941 G018 Figure 18. VO1 = 3.3V, SW-frequency vs Output Current (PWP) Submit Documentation Feedback Copyright (c) 2012-2013, Texas Instruments Incorporated 10 11 TPS542941 SLVSBI3B - JULY 2012 - REVISED OCTOBER 2013 www.ti.com TYPICAL CHARACTERISTICS (continued) One output is enabled unless otherwise noted. VIN = VIN1 or VIN2. VIN = 12 V, TA = 25C (unless otherwise noted). 900 Switching Frequency (kHz) 800 VIN1, VIN2 = 12 V VO1(10mV/div) VO1 = 3.3 V IO1 = 2A 700 600 500 400 SW1(5V/div) 300 200 100 VOUT2 = 1.5 V 0 0.01 0.1 1 Output Current (A) 10 400 nsec/div) G019 Figure 19. VO2 = 1.5V, SW-frequency vs Output Current (PWP) VO2(10mV/div) VO2 = 1.5 V Figure 20. VO1 = 3.3V, VO1 Ripple Voltage (IO1= 4 A) VIN1(50mV/div) IO2 = 3A SW2(5V/div) VO1 = 3.3 V IO1 = 2 A SW1(5V/div) 400 nsec/div) 400 nsec/div) Figure 21. VO2 = 1.5V, Ripple Voltage (IO2= 2 A) VIN2(50mV/div) Figure 22. VIN1 Input Voltage Ripple (IO1= 4 A) VO2 = 1.5 V IO2 = 3 A SW2(5V/div) 400 nsec/div) Figure 23. VIN2 Input Voltage Ripple (IO2= 2 A) 12 Submit Documentation Feedback Copyright (c) 2012-2013, Texas Instruments Incorporated Product Folder Links: TPS542941 TPS542941 www.ti.com SLVSBI3B - JULY 2012 - REVISED OCTOBER 2013 DESIGN GUIDE Step By Step Design Procedure To * * * begin the design process, you must know a few application parameters: Input voltage range Output voltage Output current In all formulas x is used to indicate that they are valid for both converters. For the calculations the estimated switching frequency of 700 kHz is used. VINx 12V 10% C11 10 mF VO1 3.3 V L11 2.2 mH C31 0.1 mF C21 22 mF x2 1 VIN1 2 VBST1 3 4 VIN2 VBST2 15 PGND C12 10 mF SW2 14 TPS542941 HTSSOP16 VO2 1.5 V C22 22 mF x2 PGND2 13 PGND 5 EN1 EN2 12 6 PG1 PG2 11 7 VFB1 VFB2 10 8 GND VREG5 9 R11 73.2 kW L12 1.5 mH C32 0.1 mF SW1 PGND1 16 R21 22.1 kW R12 21.5 kW C4 1uF R22 22.1 kW PGND SGND SGND Figure 24. Schematic Diagram for the Design Example Output Voltage Resistors Selection The output voltage is set with a resistor divider from the output node to the VFBx pin. It is recommended to use 1% tolerance or better divider resistors. Start by using Equation 2 to calculate VOx. To improve the efficiency at very light loads consider using larger value resistors, but too high resistance values will be more susceptible to noise and voltage errors due to the VFBx input current will be more noticeable. ae R1x o VOx = 0.765 V c 1+ / e R2x o (2) Output Filter Selection The output filter used with the TPS542941 is an LC circuit. This LC filter has double pole at: 1 FP = 2p LOUT COUT Submit Documentation Feedback Copyright (c) 2012-2013, Texas Instruments Incorporated Product Folder Links: TPS542941 (3) 13 TPS542941 SLVSBI3B - JULY 2012 - REVISED OCTOBER 2013 www.ti.com At low frequencies, the overall loop gain is set by the output set-point resistor divider network and the internal gain of the TPS542941. The low frequency phase is 180 degrees. At the output filter pole frequency, the gain rolls off at a -40 dB per decade rate and the phase drops rapidly. D-CAP2TM introduces a high frequency zero that reduces the gain roll off to -20 dB per decade and increases the phase to 90 degrees one decade above the zero frequency. The inductor and capacitor selected for the output filter must be selected so that the double pole of Equation 3 is located below the high frequency zero but close enough that the phase boost provided by the high frequency zero provides adequate phase margin for a stable circuit. To meet this requirement use the values recommended in Table 1. Table 1. Recommended Component Values (1) Cffx (pF) (1) OUTPUT VOLTAGE (V) R1x (k) R2x (k) L1x (H) C2x (F) 1 6.81 22.1 1.5 - 2.2 20 - 68 1.05 8.25 22.1 1.5 - 2.2 20 - 68 1.2 12.7 22.1 1.5 - 2.2 20 - 68 1.5 21.5 22.1 1.5 - 2.2 20 - 68 1.8 30.1 22.1 5 - 22 2.2 - 3.3 20 - 68 2.5 49.9 22.1 5 - 22 2.2 - 3.3 20 - 68 3.3 73.2 22.1 5 - 22 2.2 - 3.3 20 - 68 5 124 22.1 5 - 22 4.7 20 - 68 6.5 165 22.1 5 - 22 4.7 20 - 68 Optional For higher output voltages at or above 1.8 V, additional phase boost can be achieved by adding a feed forward capacitor (Cff) in parallel with R1. The inductor peak-to-peak ripple current, peak current and RMS current are calculated using Equation 4, Equation 5 and Equation 6. The inductor saturation current rating must be greater than the calculated peak current and the RMS or heating current rating must be greater than the calculated RMS current. For the calculations, use 700 kHz as the switching frequency, fSW. Make sure the chosen inductor is rated for the peak current of Equation 5 and the RMS current of Equation 6. VINx(MAX) - VOx VOx IL1x = VINx(MAX) L1x fSW (4) ILpe akx = IOx + IL 2 IL Ox(RMS) = IOx 2 + (5) 1 IL2 12 (6) For the above design example, the calculated peak current is 2.78 A and the calculated RMS current is 2.05 A for VO1. The inductor used is a TDK CLF7045-2R2N with a rated current of 5.5 A based on the inductance change and of 4.3 A based on the temperature rise. The capacitor value and ESR determines the amount of output voltage ripple. The TPS542941 is intended for use with ceramic or other low ESR capacitors. The recommended value range is from 20F to 68F. Use Equation 7 to determine the required RMS current rating for the output capacitor(s). VOx (VINx - VOx ) ICOx(RMS ) = 12 VINx L Ox f SW (7) For this design two TDK C3216X5R0J226M 22F output capacitors are used. The typical ESR is 2 m each. The calculated RMS current is 0.488 A and each output capacitor is rated for 4A. 14 Submit Documentation Feedback Copyright (c) 2012-2013, Texas Instruments Incorporated Product Folder Links: TPS542941 TPS542941 www.ti.com SLVSBI3B - JULY 2012 - REVISED OCTOBER 2013 Input Capacitor Selection The TPS542941 requires an input decoupling capacitor and a bulk capacitor is needed depending on the application. A ceramic capacitor of or above 10F is recommended for the decoupling capacitor. Additionally, 0.1 F ceramic capacitors from pin 1 and Pin 16 to ground are recommended to improve the stability and reduce the SWx node overshoots. The capacitors voltage rating needs to be greater than the maximum input voltage. Bootstrap Capacitor Selection A 0.1 F ceramic capacitors must be connected between the VBSTx and SWx pins for proper operation. It is recommended to use ceramic capacitors with a dielectric of X5R or better. VREG5 Capacitor Selection A 1 F ceramic capacitor must be connected between the VREG5 and GND pins for proper operation. It is recommended to use a ceramic capacitor with a dielectric of X5R or better. Thermal Information This 16-pin PWP package incorporates an exposed thermal pad. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB is used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC). For additional information on the exposed thermal pad and how to use the advantage of its heat dissipating abilities, refer to the Technical Brief, PowerPADTM Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPADTM Made Easy, Texas Instruments Literature No. SLMA004. The exposed thermal pad dimensions for this package are shown in the following illustration. Figure 25. Thermal Pad Dimensions Layout Considerations 1. Keep the input current loop as small as possible. And avoid the input switching current through the thermal pad. 2. Keep the SW node as physically small and short as possible to minimize parasitic capacitance and inductance and to minimize radiated emissions. 3. Keep analog and non-switching components away from switching components. 4. Make a single point connection from the signal ground to power ground. 5. Do not allow switching currents to flow under the device. 6. Keep the pattern lines for VINx and PGNDx broad. Submit Documentation Feedback Copyright (c) 2012-2013, Texas Instruments Incorporated Product Folder Links: TPS542941 15 TPS542941 SLVSBI3B - JULY 2012 - REVISED OCTOBER 2013 www.ti.com 7. Exposed pad of device must be soldered to PGND. 8. VREG5 capacitor should be placed near the device, and connected to GND. 9. Output capacitors should be connected with a broad pattern to the PGND. 10. Voltage feedback loops should be as short as possible, and preferably with ground shields. 11. Kelvin connections should be brought from the output to the feedback pin of the device. 12. Providing sufficient vias is preferable for VIN, SW and PGND connections. 13. PCB pattern for VIN, SW, and PGND should be as broad as possible. 14. VIN Capacitor should be placed as near as possible to the device. VIN2 VIN HIGH FREQUENCY BYPASS CAPACITOR 0.1F VIN1 1 16 VIN2 VBST 1 2 15 VBST2 SW 1 3 14 SW2 4 13 PGND 2 EN1 5 12 EN2 PG1 6 11 PG2 VFB1 7 10 VFB2 GND 8 9 PGND 1 Symmetrical Layout for CH1 and CH2 VIN INPUT BYPASS CAPACITOR 10F x2 Switching noise flows through IC and CIN . It avoids the thermal Pad. OUTPUT FILTER CAPACITOR VO2 OUTPUT INDUCTOR Recommend to keep distance more than 3-4mm. (to avoid noise scattering, especially GND plane.) TO ENABLE CONTROL Keep distance more than 1 inch VREG 5 POWER GND To feedback resisters Feedback resisters BIAS CAP GND PLANE 2,3 or bottom layer Via to GND Plane - Blue parts can be placed on the bottom side - Connect the SWx pins through another layer with the inductor (yellow line) Figure 26. TPS542941 Layout 16 Submit Documentation Feedback Copyright (c) 2012-2013, Texas Instruments Incorporated Product Folder Links: TPS542941 TPS542941 www.ti.com SLVSBI3B - JULY 2012 - REVISED OCTOBER 2013 VOUT2 KEEP VIAS > 3-4 mm FROM OUTPUT CAPACITORS OUTPUT2 FILTER CAPACITORS POWER GROUND OUTPUT2 INDUCTOR KEEP OUTPUT VIAS > 25 mm FROM INPUT VIAS TO ENABLE CONTROL VIN INPUT BYPASS CAPACITORS PG2 16 15 14 13 TO POWER GOOD PULL UP 2 FEEDBACK RESISTORS EXPOSED THERMAL PAD AREA 11 VREG5 VIN1 3 10 GND VBST1 4 9 VFB1 BOOST CAPACITOR VIN HIGH FREQUENCY BYPASS CAPACITOR 5 6 7 8 PG1 2 VIN2 EN 1 VFB2 1 PGND1 12 VBST2 SW1 VIN EN2 BOOST CAPACITOR PGND2 VIN HIGH FREQUENCY BYPASS CAPACITOR SW2 KEEP VIAS > 3-4 mm FROM INPUT CAPACITORS BIAS ANALOG CAP GROUND TRACE FEEDBACK RESISTORS TO POWER GOOD PULL UP 1 KEEP VIAS > 3-4 mm FROM INPUT CAPACITORS VIA to Internal or Bottom Layer Ground Plane VIN INPUT BYPASS CAPACITORS TO ENABLE CONTROL VIA to internal or Bottom Layer Etch OUTPUT1 INDUCTOR Etch or Copper Fill on Top Layer KEEP OUTPUT VIAS > 25 mm FROM INPUT VIAS POWER GROUND Internal or Bottom Layer Ground Plane Etch on Bottom Layer, Internal Layer or Under Component OUTPUT1 FILTER CAPACITORS VOUT1 NOTE: IT IS POSSIBLE TO PLACE SOME COMPONENTS SUCH AS BOOST CAPACITOR AND FEEDBACK RESISTORS ON BOTTOM LAYER KEEP VIAS > 3-4 mm FROM OUTPUT CAPACITORS INTERNAL OR BOTTOM LAYER GROUND PLANE Figure 27. RSA Package Layout Submit Documentation Feedback Copyright (c) 2012-2013, Texas Instruments Incorporated Product Folder Links: TPS542941 17 TPS542941 SLVSBI3B - JULY 2012 - REVISED OCTOBER 2013 www.ti.com REVISION HISTORY Changes from Original (July 2012) to Revision A Page * Changed Feature From: 16-Pin HTSSOP To: 16-Pin HTSSOP, 16-Pin VQFN ................................................................... 1 * Added 16-pin VQFN (RSA) package to the Description text ................................................................................................ 1 * Added RSA -16 pin to the Ordering Information table .......................................................................................................... 2 * Added the RSA (16-Pins) to the Thermal Information table ................................................................................................. 2 * Added the RSA 16 - Package to the Device Information section ......................................................................................... 5 * Added Figure 27 ................................................................................................................................................................. 17 Changes from Revision A (April 2013) to Revision B Page * Deleted VO1 and VO2 from the RECOMMENDED OPERATING CONDITIONS table ....................................................... 3 * Changed the GND pin description From: Connect sensitive SSx and VFBx returns to GND at a single point. To: Connect sensitive VFBx returns to GND at a single point. ................................................................................................... 5 18 Submit Documentation Feedback Copyright (c) 2012-2013, Texas Instruments Incorporated Product Folder Links: TPS542941 PACKAGE OPTION ADDENDUM www.ti.com 25-Sep-2013 PACKAGING INFORMATION Orderable Device Status (1) Package Type Package Pins Package Drawing Qty Eco Plan Lead/Ball Finish (2) MSL Peak Temp Op Temp (C) Device Marking (3) (4/5) TPS542941PWP ACTIVE HTSSOP PWP 16 90 Green (RoHS & no Sb/Br) CU NIPDAU Level-2-260C-1 YEAR -40 to 85 S542941 TPS542941PWPR ACTIVE HTSSOP PWP 16 2000 Green (RoHS & no Sb/Br) CU NIPDAU Level-2-260C-1 YEAR -40 to 85 S542941 TPS542941RSAR ACTIVE QFN RSA 16 3000 Green (RoHS & no Sb/Br) CU NIPDAU Level-2-260C-1 YEAR -40 to 85 TPS 542941 TPS542941RSAT ACTIVE QFN RSA 16 250 Green (RoHS & no Sb/Br) CU NIPDAU Level-2-260C-1 YEAR -40 to 85 TPS 542941 (1) The marketing status values are defined as follows: ACTIVE: Product device recommended for new designs. LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available. OBSOLETE: TI has discontinued the production of the device. (2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined. Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above. Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material) (3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature. (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device. (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device. Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and Addendum-Page 1 Samples PACKAGE OPTION ADDENDUM www.ti.com 25-Sep-2013 continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release. In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis. Addendum-Page 2 PACKAGE MATERIALS INFORMATION www.ti.com 13-Feb-2016 TAPE AND REEL INFORMATION *All dimensions are nominal Device Package Package Pins Type Drawing SPQ Reel Reel A0 Diameter Width (mm) (mm) W1 (mm) B0 (mm) K0 (mm) P1 (mm) TPS542941PWPR HTSSOP PWP 16 2000 330.0 12.4 TPS542941RSAR QFN RSA 16 3000 330.0 TPS542941RSAT QFN RSA 16 250 180.0 6.9 5.6 1.6 8.0 12.0 Q1 12.4 4.25 4.25 1.15 8.0 12.0 Q2 12.4 4.25 4.25 1.15 8.0 12.0 Q2 Pack Materials-Page 1 W Pin1 (mm) Quadrant PACKAGE MATERIALS INFORMATION www.ti.com 13-Feb-2016 *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) TPS542941PWPR HTSSOP PWP 16 2000 367.0 367.0 38.0 TPS542941RSAR QFN RSA 16 3000 367.0 367.0 35.0 TPS542941RSAT QFN RSA 16 250 210.0 185.0 35.0 Pack Materials-Page 2 PACKAGE OUTLINE PWP0016K TM PowerPAD TSSOP - 1.2 mm max height SCALE 2.500 SMALL OUTLINE PACKAGE 6.6 TYP 6.2 A C PIN 1 INDEX AREA 0.1 C SEATING PLANE 14X 0.65 16 1 2X 5.1 4.9 NOTE 3 4.55 8 9 4.5 4.3 B 16X 0.30 0.19 0.1 C A B SEE DETAIL A (0.15) TYP 2X 0.95 MAX NOTE 5 4X (0.3) 8 9 2X 0.23 MAX NOTE 5 2.30 1.54 17 0.25 GAGE PLANE 16 1 0 -8 1.2 MAX 0.15 0.05 0.75 0.50 DETAIL A A 20 THERMAL PAD 2.46 1.86 TYPICAL 4224484/A 08/2018 PowerPAD is a trademark of Texas Instruments. NOTES: 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side. 4. Reference JEDEC registration MO-153. 5. Features may differ or may not be present. www.ti.com EXAMPLE BOARD LAYOUT PWP0016K TM PowerPAD TSSOP - 1.2 mm max height SMALL OUTLINE PACKAGE (3.4) NOTE 9 (2.46) 16X (1.5) METAL COVERED BY SOLDER MASK SYMM 1 16X (0.45) 16 (1.2) TYP (R0.05) TYP SYMM (2.3) 17 (0.6) (5) NOTE 9 14X (0.65) ( 0.2) TYP VIA 9 8 SOLDER MASK DEFINED PAD (1.1) TYP SEE DETAILS (5.8) LAND PATTERN EXAMPLE EXPOSED METAL SHOWN SCALE: 10X SOLDER MASK OPENING METAL UNDER SOLDER MASK METAL SOLDER MASK OPENING EXPOSED METAL EXPOSED METAL 0.05 MAX ALL AROUND 0.05 MIN ALL AROUND NON-SOLDER MASK DEFINED SOLDER MASK DEFINED SOLDER MASK DETAILS 15.000 4224484/A 08/2018 NOTES: (continued) 6. Publication IPC-7351 may have alternate designs. 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site. 8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004). 9. Size of metal pad may vary due to creepage requirement. 10. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented. www.ti.com EXAMPLE STENCIL DESIGN PWP0016K TM PowerPAD TSSOP - 1.2 mm max height SMALL OUTLINE PACKAGE (2.46) BASED ON 0.125 THICK STENCIL 16X (1.5) 1 METAL COVERED BY SOLDER MASK 16 16X (0.45) (R0.05) TYP SYMM (2.3) BASED ON 0.125 THICK STENCIL 17 14X (0.65) 9 8 SYMM (5.8) SEE TABLE FOR DIFFERENT OPENINGS FOR OTHER STENCIL THICKNESSES SOLDER PASTE EXAMPLE BASED ON 0.125 mm THICK STENCIL SCALE: 10X STENCIL THICKNESS SOLDER STENCIL OPENING 0.1 0.125 0.15 0.175 2.75 X 2.57 2.46 X 2.30 (SHOWN) 2.25 X 2.10 2.08 X 1.94 4224484/A 08/2018 NOTES: (continued) 11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations. 12. Board assembly site may have different recommendations for stencil design. www.ti.com IMPORTANT NOTICE Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services. Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements. Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications. TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice. TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource. Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI. TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements. Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S. TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection. Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice. Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright (c) 2018, Texas Instruments Incorporated Mouser Electronics Authorized Distributor Click to View Pricing, Inventory, Delivery & Lifecycle Information: Texas Instruments: TPS542941PWP TPS542941PWPR TPS542941RSAR TPS542941RSAT