74LVC1G3157-Q100
2-channel analog multiplexer/demultiplexer
Rev. 5 — 28 January 2019 Product data sheet
1. General description
The 74LVC1G3157-Q100 provides one analog multiplexer/demultiplexer with one digital select
input (S), two independent inputs/outputs (Y0, Y1) and a common input/output (Z).
Schmitt trigger action at the select input makes the circuit tolerant of slower input rise and fall times
across the entire VCC range from 1.65 V to 5.5 V.
This product has been qualified to the Automotive Electronics Council (AEC) standard Q100
(Grade 1) and is suitable for use in automotive applications.
2. Features and benefits
Automotive product qualification in accordance with AEC-Q100 (Grade 1)
Specified from -40 °C to +85 °C and from -40 °C to +125 °C
Wide supply voltage range from 1.65 V to 5.5 V
Very low ON resistance:
7.5 Ω (typical) at VCC = 2.7 V
6.5 Ω (typical) at VCC = 3.3 V
6 Ω (typical) at VCC = 5 V
Switch current capability of 32 mA
Break-before-make switching
High noise immunity
CMOS low power consumption
TTL interface compatibility at 3.3 V
Latch-up performance meets requirements of JESD 78 Class I
Control input accepts voltages up to 5.5 V
Multiple package options
ESD protection:
MIL-STD-883, method 3015 exceeds 2000 V
HBM JESD22-A114F exceeds 2000 V
MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0 Ω)
3. Ordering information
Table 1. Ordering information
PackageType number
Temperature range Name Description Version
74LVC1G3157GW-Q100 -40 °C to +125 °C SC-88 plastic surface-mounted package; 6 leads SOT363
74LVC1G3157GV-Q100 -40 °C to +125 °C SC-74 plastic surface-mounted package (SC-74;
TSOP6); 6 leads
SOT457
74LVC1G3157GM-Q100 -40 °C to +125 °C XSON6 plastic extremely thin small outline package;
no leads; 6 terminals; body 1 × 1.45 × 0.5 mm
SOT886
Nexperia 74LVC1G3157-Q100
2-channel analog multiplexer/demultiplexer
4. Marking
Table 2. Marking
Type number Marking code [1]
74LVC1G3157GW-Q100 YJ
74LVC1G3157GV-Q100 YJ
74LVC1G3157GM-Q100 YJ
[1] The pin 1 indicator is located on the lower left corner of the device, below the marking code.
5. Functional diagram
001aac354
Y0
Y1
6
4
S
Z
1
3
Fig. 1. Logic symbol
001aac355
ZS
Y1
Y0
Fig. 2. Logic diagram
6. Pinning information
6.1. Pinning
74LVC1G3157
Y1 S
GND
Y0 Z
001aac356
1
2
3
6
VCC
5
4
Fig. 3. Pin configuration SOT363 (SC-88)
and SOT457 (SC-74)
74LVC1G3157
Z
VCC
S
Y0
GND
Y1
001aac357
3 4
2 5
1 6
Transparent top view
Fig. 4. Pin configuration SOT886 (XSON6)
74LVC1G3157_Q100 All information provided in this document is subject to legal disclaimers. © Nexperia B.V. 2019. All rights reserved
Product data sheet Rev. 5 — 28 January 2019 2 / 18
Nexperia 74LVC1G3157-Q100
2-channel analog multiplexer/demultiplexer
6.2. Pin description
Table 3. Pin description
Symbol Pin Description
Y1 1 independent input or output
GND 2 ground (0 V)
Y0 3 independent input or output
Z 4 common output or input
VCC 5 supply voltage
S 6 select input
7. Functional description
Table 4. Function table
H = HIGH voltage level; L = LOW voltage level.
Input S Channel on
L Y0
H Y1
8. Limiting values
Table 5. Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).
Symbol Parameter Conditions Min Max Unit
VCC supply voltage -0.5 +6.5 V
VIinput voltage [1] -0.5 +6.5 V
IIK input clamping current VI < -0.5 V or VI > VCC + 0.5 V -50 - mA
ISK switch clamping current VI < -0.5 V or VI > VCC + 0.5 V - ±50 mA
VSW switch voltage enable and disable mode [2] -0.5 VCC + 0.5 V
ISW switch current VSW > -0.5 V or VSW < VCC + 0.5 V - ±50 mA
ICC supply current - 100 mA
IGND ground current -100 - mA
Tstg storage temperature -65 +150 °C
Ptot total power dissipation Tamb = -40 °C to +125 °C [3] - 250 mW
[1] The minimum input voltage rating may be exceeded if the input current rating is observed.
[2] The minimum and maximum switch voltage ratings may be exceeded if the switch clamping current rating is observed.
[3] For SC-88 and SC-74 packages: above 87.5 °C the value of Ptot derates linearly with 4.0 mW/K.
For XSON6 packages: above 118 °C the value of Ptot derates linearly with 7.8 mW/K.
74LVC1G3157_Q100 All information provided in this document is subject to legal disclaimers. © Nexperia B.V. 2019. All rights reserved
Product data sheet Rev. 5 — 28 January 2019 3 / 18
Nexperia 74LVC1G3157-Q100
2-channel analog multiplexer/demultiplexer
9. Recommended operating conditions
Table 6. Recommended operating conditions
Symbol Parameter Conditions Min Typ Max Unit
VCC supply voltage 1.65 - 5.5 V
VIinput voltage 0 - 5.5 V
VSW switch voltage enable and disable mode [1] 0 - VCC V
Tamb ambient temperature -40 - +125 °C
VCC = 1.65 V to 2.7 V [2] - - 20 ns/VΔt/ΔV input transition rise and fall rate
VCC = 2.7 V to 5.5 V [2] - - 10 ns/V
[1] To avoid sinking GND current from terminal Z when switch current flows in terminal Yn, the voltage drop across the bidirectional switch
must not exceed 0.4 V. If the switch current flows into terminal Z, no GND current will flow from terminal Yn. In this case, there is no
limit for the voltage drop across the switch.
[2] Applies to control signal levels.
10. Static characteristics
Table 7. Static characteristics
At recommended operating conditions; voltages are referenced to GND (ground 0 V).
-40 °C to +85 °C -40 °C to +125 °CSymbol Parameter Conditions
Min Typ[1] Max Min Max
Unit
VCC = 1.65 V to 1.95 V 0.65VCC - - 0.65VCC - V
VCC = 2.3 V to 2.7 V 1.7 - - 1.7 - V
VCC = 3 V to 3.6 V 2.0 - - 2.0 - V
VIH HIGH-level input
voltage
VCC = 4.5 V to 5.5 V 0.7VCC - - 0.7VCC - V
VCC = 1.65 V to 1.95 V - - 0.35VCC - 0.35VCC V
VCC = 2.3 V to 2.7 V - - 0.7 - 0.7 V
VCC = 3 V to 3.6 V - - 0.8 - 0.8 V
VIL LOW-level input
voltage
VCC = 4.5 V to 5.5 V - - 0.3VCC 0.3VCC V
IIinput leakage
current
pin S; VI = 5.5 V or GND;
VCC = 0 V to 5.5 V
[2] - ±0.1 ±1 - ±1 μA
IS(OFF) OFF-state
leakage current
VCC = 5.5 V; see Fig. 5 [2] - ±0.1 ±0.2 - ±0.5 μA
IS(ON) ON-state leakage
current
VCC = 5.5 V; see Fig. 6 [2] - ±0.1 ±1 - ±2 μA
ICC supply current VI = 5.5 V or GND;
VSW = GND or VCC;
VCC = 1.65 V to 5.5 V
[2] - 0.1 4 - 4 μA
ΔICC additional supply
current
pin S; VI = VCC - 0.6 V;
VCC = 5.5 V;
VSW = GND or VCC
[2] - 5 500 - 500 μA
CIinput capacitance - 2.5 - - - pF
CS(OFF) OFF-state
capacitance
- 6.0 - - - pF
CS(ON) ON-state
capacitance
- 18 - - - pF
[1] Typical values are measured at Tamb = 25 °C.
[2] These typical values are measured at VCC = 3.3 V
74LVC1G3157_Q100 All information provided in this document is subject to legal disclaimers. © Nexperia B.V. 2019. All rights reserved
Product data sheet Rev. 5 — 28 January 2019 4 / 18
Nexperia 74LVC1G3157-Q100
2-channel analog multiplexer/demultiplexer
10.1. Test circuits
IS
001aac358
S
Z
Y0
Y1
VCC
GND
switch
switch
1
12
2
VIL
VIH
S
VIL or VIH
VIVO
VI = VCC or GND and VO = GND or VCC.
Fig. 5. Test circuit for measuring OFF-state leakage current
IS
001aac359
S
Z
Y0
Y1
VCC
GND
switch
switch
1
12
2
VIL
VIH
S
VO
VIL or VIH
VI
VI = VCC or GND and VO = open circuit.
Fig. 6. Test circuit for measuring ON-state leakage current
10.2. ON resistance
Table 8. ON resistance
At recommended operating conditions; voltages are referenced to GND (ground 0 V); for graphs see Fig. 8 to Fig. 13.
-40 °C to +85 °C -40 °C to +125 °CSymbol Parameter Conditions
Min Typ[1] Max Min Max
Unit
VI = GND to VCC; see Fig. 7
ISW = 4 mA; VCC = 1.65 V to 1.95 V - 34.0 130 - 195 Ω
ISW = 8 mA; VCC = 2.3 V to 2.7 V - 12.0 30 - 45 Ω
ISW = 12 mA; VCC = 2.7 V - 10.4 25 - 38 Ω
ISW = 24 mA; VCC = 3 V to 3.6 V - 7.8 20 - 30 Ω
RON(peak) ON resistance
(peak)
ISW = 32 mA; VCC = 4.5 V to 5.5 V - 6.2 15 - 23 Ω
74LVC1G3157_Q100 All information provided in this document is subject to legal disclaimers. © Nexperia B.V. 2019. All rights reserved
Product data sheet Rev. 5 — 28 January 2019 5 / 18
Nexperia 74LVC1G3157-Q100
2-channel analog multiplexer/demultiplexer
-40 °C to +85 °C -40 °C to +125 °CSymbol Parameter Conditions
Min Typ[1] Max Min Max
Unit
VI = GND; see Fig. 7
ISW = 4 mA; VCC = 1.65 V to 1.95 V - 8.2 18 - 27 Ω
ISW = 8 mA; VCC = 2.3 V to 2.7 V - 7.1 16 - 24 Ω
ISW = 12 mA; VCC = 2.7 V - 6.9 14 - 21 Ω
ISW = 24 mA; VCC = 3 V to 3.6 V - 6.5 12 - 18 Ω
ISW = 32 mA; VCC = 4.5 V to 5.5 V - 5.8 10 - 15 Ω
VI = VCC; see Fig. 7
ISW = 4 mA; VCC = 1.65 V to 1.95 V - 10.4 30 - 45 Ω
ISW = 8 mA; VCC = 2.3 V to 2.7 V - 7.6 20 - 30 Ω
ISW = 12 mA; VCC = 2.7 V - 7.0 18 - 27 Ω
ISW = 24 mA; VCC = 3 V to 3.6 V - 6.1 15 - 23 Ω
RON(rail) ON resistance
(rail)
ISW = 32 mA; VCC = 4.5 V to 5.5 V - 4.9 10 - 15 Ω
VI = GND to VCC [2]
ISW = 4 mA; VCC = 1.65 V to 1.95 V - 26.0 - - - Ω
ISW = 8 mA; VCC = 2.3 V to 2.7 V - 5.0 - - - Ω
ISW = 12 mA; VCC = 2.7 V - 3.5 - - - Ω
ISW = 24 mA; VCC = 3 V to 3.6 V - 2.0 - - - Ω
RON(flat) ON resistance
(flatness)
ISW = 32 mA; VCC = 4.5 V to 5.5 V - 1.5 - - - Ω
[1] Typical values are measured at Tamb = 25 °C and nominal VCC.
[2] Flatness is defined as the difference between the maximum and minimum value of ON resistance measured at identical VCC and
temperature.
10.3. ON resistance test circuit and graphs
001aac360
S
Z
Y0
Y1
VCC
GND
switch
switch
1
12
2
VIH
VIL
S
VIL or VIH
VI
ISW
VSW
V
RON = VSW / ISW
Fig. 7. Test circuit for measuring ON resistance
VI (V)
0 542 31
mna673
20
10
30
40
RON
(Ω)
0
(1)
(2)
(3)
(4) (5)
(1) VCC = 1.8 V.
(2) VCC = 2.5 V.
(3) VCC = 2.7 V.
(4) VCC = 3.3 V.
(5) VCC = 5.0 V.
Fig. 8. Typical ON resistance as a function of input
voltage; Tamb = 25 °C
74LVC1G3157_Q100 All information provided in this document is subject to legal disclaimers. © Nexperia B.V. 2019. All rights reserved
Product data sheet Rev. 5 — 28 January 2019 6 / 18
Nexperia 74LVC1G3157-Q100
2-channel analog multiplexer/demultiplexer
VI (V)
0 2.01.60.8 1.20.4
001aaa712
25
35
15
45
55
RON
(Ω)
5
(4)
(3)
(2)
(1)
(1) Tamb = 125 °C.
(2) Tamb = 85 °C.
(3) Tamb = 25 °C.
(4) Tamb = -40 °C.
Fig. 9. ON resistance as a function of input voltage;
VCC = 1.8 V
VI (V)
0 2.52.01.0 1.50.5
001aaa708
9
11
7
13
15
RON
(Ω)
5
(1)
(2)
(3)
(4)
(1) Tamb = 125 °C.
(2) Tamb = 85 °C.
(3) Tamb = 25 °C.
(4) Tamb = -40 °C.
Fig. 10. ON resistance as a function of input voltage;
VCC = 2.5 V
001aaa709
VI (V)
0 3.02.01.0 2.51.50.5
9
7
11
13
RON
(Ω)
5
(1)
(2)
(3)
(4)
(1) Tamb = 125 °C.
(2) Tamb = 85 °C.
(3) Tamb = 25 °C.
(4) Tamb = -40 °C.
Fig. 11. ON resistance as a function of input voltage;
VCC = 2.7 V
VI (V)
0 431 2
001aaa710
6
8
10
RON
(Ω)
4
(1)
(2)
(3)
(4)
(1) Tamb = 125 °C.
(2) Tamb = 85 °C.
(3) Tamb = 25 °C.
(4) Tamb = -40 °C.
Fig. 12. ON resistance as a function of input voltage;
VCC = 3.3 V
74LVC1G3157_Q100 All information provided in this document is subject to legal disclaimers. © Nexperia B.V. 2019. All rights reserved
Product data sheet Rev. 5 — 28 January 2019 7 / 18
Nexperia 74LVC1G3157-Q100
2-channel analog multiplexer/demultiplexer
VI (V)
0 542 31
001aaa711
5
4
6
7
RON
(Ω)
3
(2)
(4)
(1)
(3)
(1) Tamb = 125 °C.
(2) Tamb = 85 °C.
(3) Tamb = 25 °C.
(4) Tamb = -40 °C.
Fig. 13. ON resistance as a function of input voltage; VCC = 5.0 V
11. Dynamic characteristics
Table 9. Dynamic characteristics
At recommended operating conditions; voltages are referenced to GND (ground = 0 V); for test circuit see Fig. 17.
-40 °C to +85 °C -40 °C to +125 °CSymbol Parameter Conditions
Min Typ[1] Max Min Max
Unit
Z to Yn or Yn to Z; see Fig. 14 [2][3]
VCC = 1.65 V to 1.95 V - - 2 - 3.0 ns
VCC = 2.3 V to 2.7 V - - 1.2 - 2.0 ns
VCC = 2.7 V - - 1.0 - 1.5 ns
VCC = 3 V to 3.6 V - - 0.8 - 1.5 ns
tpd propagation
delay
VCC = 4.5 V to 5.5 V - - 0.6 - 1.0 ns
S to Yn; see Fig. 15 [4]
VCC = 1.65 V to 1.95 V 3.1 8.7 20.8 3.1 22.0 ns
VCC = 2.3 V to 2.7 V 2.2 5.3 11.5 2.2 12.5 ns
VCC = 2.7 V 2.1 4.9 9.3 2.1 10.2 ns
VCC = 3 V to 3.6 V 1.8 4.0 7.6 1.8 9.0 ns
ten enable time
VCC = 4.5 V to 5.5 V 1.5 3.0 5.7 1.5 6.1 ns
S to Yn; see Fig. 15 [5]
VCC = 1.65 V to 1.95 V 3.0 6.0 11.4 3.0 11.7 ns
VCC = 2.3 V to 2.7 V 2.1 4.4 7.3 2.1 7.6 ns
VCC = 2.7 V 2.1 4.2 6.3 2.1 6.6 ns
VCC = 3 V to 3.6 V 1.7 3.6 5.3 1.7 5.9 ns
tdis disable time
VCC = 4.5 V to 5.5 V 1.3 2.9 3.8 1.3 4.3 ns
74LVC1G3157_Q100 All information provided in this document is subject to legal disclaimers. © Nexperia B.V. 2019. All rights reserved
Product data sheet Rev. 5 — 28 January 2019 8 / 18
Nexperia 74LVC1G3157-Q100
2-channel analog multiplexer/demultiplexer
-40 °C to +85 °C -40 °C to +125 °CSymbol Parameter Conditions
Min Typ[1] Max Min Max
Unit
see Fig. 16 [6]
VCC = 1.65 V to 1.95 V 0.5 - - 0.5 - ns
VCC = 2.3 V to 2.7 V 0.5 - - 0.5 - ns
VCC = 2.7 V 0.5 - - 0.5 - ns
VCC = 3 V to 3.6 V 0.5 - - 0.5 - ns
tb-m break-before-
make time
VCC = 4.5 V to 5.5 V 0.5 - - 0.5 - ns
[1] Typical values are measured at Tamb = 25 °C and nominal VCC.
[2] tpd is the same as tPLH and tPHL.
[3] Propagation delay is the calculated RC time constant of the typical ON resistance of the switch and the specified capacitance when
driven by an ideal voltage source (zero output impedance).
[4] ten is the same as tPZH and tPZL.
[5] tdis is the same as tPLZ and tPHZ.
[6] Break-before-make specified by design.
11.1. Waveforms and test circuit
Measurement points are given in Table 10.
Logic levels: VOL and VOH are typical output voltage levels that occur with the output load.
Fig. 14. Input (Yn or Z) to output (Z or Yn) propagation delays
tPLZ
tPHZ
switch
disabled
switch
enabled
switch
enabled
output
LOW to OFF
OFF to LOW
output
HIGH to OFF
OFF to HIGH
S input
Yn
Yn
VI
VOL
VOH
VCC
VM
VM
VX
VY
VM
GND
GND
tPZL
tPZH
001aac362
Measurement points are given in Table 10.
Logic levels: VOL and VOH are typical output voltage levels that occur with the output load.
Fig. 15. Enable and disable times
74LVC1G3157_Q100 All information provided in this document is subject to legal disclaimers. © Nexperia B.V. 2019. All rights reserved
Product data sheet Rev. 5 — 28 January 2019 9 / 18
Nexperia 74LVC1G3157-Q100
2-channel analog multiplexer/demultiplexer
Table 10. Measurement points
Supply voltage Input Output
VCC VMVMVXVY
1.65 V to 5.5 V 0.5 × VCC 0.5 × VCC VOL + 0.3 V VOH - 0.3 V
VO
VI
001aac367
S
Z
Y0
Y1
RLCL
0.5VCC
VCC
GND
G
a. Test circuit
001aag572
VI
tb-m
VO
0.9VO
0.9VO
0.5VI
b. Input and output measurement points
Fig. 16. Test circuit for measuring break-before-make timing
VEXT
VCC
VIVO
mna616
DUT
CL
RT
RL
RL
G
Test data is given in Table 11.
Definitions test circuit:
RT = Termination resistance should be equal to output impedance Zo of the pulse generator.
CL = Load capacitance including jig and probe capacitance.
RL = Load resistance.
VEXT = External voltage for measuring switching times.
Fig. 17. Test circuit for measuring switching times
Table 11. Test data
Supply voltage Input Load VEXT
VCC VItr, tfCLRLtPLH, tPHL tPZH, tPHZ tPZL, tPLZ
1.65 V to 1.95 V VCC ≤ 2.0 ns 50 pF 500 Ω open GND 2 × VCC
2.3 V to 2.7 V VCC ≤ 2.0 ns 50 pF 500 Ω open GND 2 × VCC
2.7 V VCC ≤ 2.5 ns 50 pF 500 Ω open GND 2 × VCC
3 V to 3.6 V VCC ≤ 2.5 ns 50 pF 500 Ω open GND 2 × VCC
4.5 V to 5.5 V VCC ≤ 2.5 ns 50 pF 500 Ω open GND 2 × VCC
74LVC1G3157_Q100 All information provided in this document is subject to legal disclaimers. © Nexperia B.V. 2019. All rights reserved
Product data sheet Rev. 5 — 28 January 2019 10 / 18
Nexperia 74LVC1G3157-Q100
2-channel analog multiplexer/demultiplexer
11.2. Additional dynamic characteristics
Table 12. Additional dynamic characteristics
At recommended operating conditions; voltages are referenced to GND (ground = 0 V); Tamb = 25 °C.
Symbol Parameter Conditions Min Typ Max Unit
fi = 600 Hz to 20 kHz; RL = 600 Ω; CL = 50 pF;
VI = 0.5 V (p-p); see Fig. 18
VCC = 1.65 V - 0.260 - %
VCC = 2.3 V - 0.078 - %
VCC = 3.0 V - 0.078 - %
THD total harmonic distortion
VCC = 4.5 V - 0.078 - %
RL = 50 Ω; see Fig. 19
VCC = 1.65 V - 200 - MHz
VCC = 2.3 V - 300 - MHz
VCC = 3.0 V - 300 - MHz
f(−3dB) −3 dB frequency response
VCC = 4.5 V - 300 - MHz
RL = 50 Ω; CL = 5 pF; fi = 10 MHz; see Fig. 20
VCC = 1.65 V - -42 - dB
VCC = 2.3 V - -42 - dB
VCC = 3.0 V - -40 - dB
αiso isolation (OFF-state)
VCC = 4.5 V - -40 - dB
CL = 0.1 nF; Vgen = 0 V; Rgen = 0 Ω; fi = 1 MHz;
RL = 1 MΩ; see Fig. 21
VCC = 1.8 V - 3.3 - pC
VCC = 2.5 V - 4.1 - pC
VCC = 3.3 V - 5.0 - pC
VCC = 4.5 V - 6.4 - pC
Qinj charge injection
VCC = 5.5 V - 7.5 - pC
11.3. Test circuits
D
001aac363
600 Ω
10 µF
0.1 µF
S
Z
Y0
Y1
VCC 0.5VCC
GND
CL
RL
switch
switch
1
12
2
VIH
VIL
S
fi
VIL or VIH
Fig. 18. Test circuit for measuring total harmonic distortion
74LVC1G3157_Q100 All information provided in this document is subject to legal disclaimers. © Nexperia B.V. 2019. All rights reserved
Product data sheet Rev. 5 — 28 January 2019 11 / 18
Nexperia 74LVC1G3157-Q100
2-channel analog multiplexer/demultiplexer
aaa-022366
VCC
S
Z
Y0 1
2Y1
GND
switch
switch S
1 VIL
2 VIH
VIL or VIH
fi50 Ω
0.1 µF
RLdB
DC bias = 350 mV
Adjust fi voltage to obtain 0 dBm level at output. Increase fi frequency until dB meter reads -3 dB.
Fig. 19. Test circuit for measuring the frequency response when switch is in ON-state
dB
001aac365
50 Ω
0.1 µF
S
Z
Y0
Y1
VCC 0.5VCC
GND
CL
RL
0.5VCC
RL
switch
switch
1
12
2
VIL
VIH
S
fi
VIL or VIH
Adjust fi voltage to obtain 0 dBm level at input.
Fig. 20. Test circuit for measuring isolation (OFF-state)
aaa-022367
VCC
S
Z
Y0
Y1
VIRgen
Vgen
RLCL
G
VO
1
2
switch
GND
a. Test circuit
001aac478
ΔVO
offonoff
logic
input
VO
(S)
b. Input and output pulse definitions
Qinj = ΔVO × CL.
ΔVO = output voltage variation.
Rgen = generator resistance.
Vgen = generator voltage.
Fig. 21. Test circuit for measuring charge injection
74LVC1G3157_Q100 All information provided in this document is subject to legal disclaimers. © Nexperia B.V. 2019. All rights reserved
Product data sheet Rev. 5 — 28 January 2019 12 / 18
Nexperia 74LVC1G3157-Q100
2-channel analog multiplexer/demultiplexer
12. Package outline
REFERENCES
OUTLINE
VERSION
EUROPEAN
PROJECTION ISSUE DATE
IEC JEDEC JEITA
SOT363 SC-88
w BM
bp
D
e1
e
pin 1
index A
A1
Lp
Q
detail X
HE
E
vMA
AB
y
0 1 2 mm
scale
c
X
1 32
456
Plastic surface-mounted package; 6 leads SOT363
UNIT A1
max bpc D Ee1HELpQ ywv
mm 0.1 0.30
0.20
2.2
1.8
0.25
0.10
1.35
1.15 0.65
e
1.3 2.2
2.0 0.2 0.10.2
DIMENSIONS (mm are the original dimensions)
0.45
0.15
0.25
0.15
A
1.1
0.8
04-11-08
06-03-16
Fig. 22. Package outline SOT363 (SC-88)
74LVC1G3157_Q100 All information provided in this document is subject to legal disclaimers. © Nexperia B.V. 2019. All rights reserved
Product data sheet Rev. 5 — 28 January 2019 13 / 18
Nexperia 74LVC1G3157-Q100
2-channel analog multiplexer/demultiplexer
References
Outline
version
European
projection Issue date
IEC JEDEC JEITA
SOT457 SC-74
sot457_po
06-03-16
18-11-27
Unit
mm
max
nom
min
1.1 0.1 0.26 3.1 1.7
0.2
A
Dimensions (mm are the original dimensions)
Plastic, surface-mounted package (SC-74; TSOP6); 6 leads SOT457
A1bp
0.40
c D E e HELpQ v
0.2
w y
0.10.95
0.2 0.232.50.9 0.013 0.10 2.7 1.30.25
0.6 0.333.0
scale
0 1 2 mm
w BM
bp
D
e
pin 1
index
A
A1
Lp
Q
detail X
HE
E
vMA
AB
y
c
X
1 32
456
Fig. 23. Package outline SOT457 (SC-74)
74LVC1G3157_Q100 All information provided in this document is subject to legal disclaimers. © Nexperia B.V. 2019. All rights reserved
Product data sheet Rev. 5 — 28 January 2019 14 / 18
Nexperia 74LVC1G3157-Q100
2-channel analog multiplexer/demultiplexer
References
Outline
version
European
projection Issue date
IEC JEDEC JEITA
SOT886 MO-252
sot886_po
04-07-22
12-01-05
Unit
mm
max
nom
min
0.5 0.04 1.50
1.45
1.40
1.05
1.00
0.95
0.35
0.30
0.27
0.40
0.35
0.32
0.6
A(1)
Dimensions (mm are the original dimensions)
Notes
1. Including plating thickness.
2. Can be visible in some manufacturing processes.
XSON6: plastic extremely thin small outline package; no leads; 6 terminals; body 1 x 1.45 x 0.5 mm SOT886
A1b
0.25
0.20
0.17
D E e e1
0.5
L L1
terminal 1
index area
D
E
e1
e
A1
b
L
L1
e1
0 1 2 mm
scale
1
6
2
5
3
4
6x
(2)
4x
(2)
A
Fig. 24. Package outline SOT886 (XSON6)
74LVC1G3157_Q100 All information provided in this document is subject to legal disclaimers. © Nexperia B.V. 2019. All rights reserved
Product data sheet Rev. 5 — 28 January 2019 15 / 18
Nexperia 74LVC1G3157-Q100
2-channel analog multiplexer/demultiplexer
13. Abbreviations
Table 13. Abbreviations
Acronym Description
CMOS Complementary Metal-Oxide Semiconductor
DUT Device Under Test
ESD ElectroStatic Discharge
HBM Human Body Model
MIL Military
MM Machine Model
TTL Transistor-Transistor Logic
14. Revision history
Table 14. Revision history
Document ID Release date Data sheet status Change notice Supersedes
74LVC1G3157_Q100 v.5 20190128 Product data sheet - 74LVC1G3157_Q100 v.4
Modifications: The format of this data sheet has been redesigned to comply with the identity guidelines
of Nexperia.
Legal texts have been adapted to the new company name where appropriate.
Type number 74LVC1G3157GM-Q100 (SOT886) added.
Package outline drawing SOT457 (SC-74) updated
74LVC1G3157_Q100 v.4 20161207 Product data sheet - 74LVC1G3157_Q100 v.3
Modifications: Table 7: The maximum limits for leakage current and supply current have changed.
74LVC1G3157_Q100 v.3 20160531 Product data sheet - 74LVC1G3157_Q100 v.2
Modifications: Table 9: Minimum and maximum values enable and disable times revised.
Table 12 and Fig. 19: Condition and test circuit for f(-3dB) revised.
Fig. 21: Test circuit for charge injection revised.
74LVC1G3157_Q100 v.2 20130410 Product data sheet - 74LVC1G3157_Q100 v.1
Modifications: Type number 74LVC1G3157GM-Q100 has been removed.
74LVC1G3157_Q100 v.1 20130219 Product data sheet - -
74LVC1G3157_Q100 All information provided in this document is subject to legal disclaimers. © Nexperia B.V. 2019. All rights reserved
Product data sheet Rev. 5 — 28 January 2019 16 / 18
Nexperia 74LVC1G3157-Q100
2-channel analog multiplexer/demultiplexer
15. Legal information
Data sheet status
Document status
[1][2]
Product
status [3]
Definition
Objective [short]
data sheet
Development This document contains data from
the objective specification for
product development.
Preliminary [short]
data sheet
Qualification This document contains data from
the preliminary specification.
Product [short]
data sheet
Production This document contains the product
specification.
[1] Please consult the most recently issued document before initiating or
completing a design.
[2] The term 'short data sheet' is explained in section "Definitions".
[3] The product status of device(s) described in this document may have
changed since this document was published and may differ in case of
multiple devices. The latest product status information is available on
the internet at https://www.nexperia.com.
Definitions
Draft — The document is a draft version only. The content is still under
internal review and subject to formal approval, which may result in
modifications or additions. Nexperia does not give any representations or
warranties as to the accuracy or completeness of information included herein
and shall have no liability for the consequences of use of such information.
Short data sheet — A short data sheet is an extract from a full data sheet
with the same product type number(s) and title. A short data sheet is
intended for quick reference only and should not be relied upon to contain
detailed and full information. For detailed and full information see the relevant
full data sheet, which is available on request via the local Nexperia sales
office. In case of any inconsistency or conflict with the short data sheet, the
full data sheet shall prevail.
Product specification — The information and data provided in a Product
data sheet shall define the specification of the product as agreed between
Nexperia and its customer, unless Nexperia and customer have explicitly
agreed otherwise in writing. In no event however, shall an agreement be
valid in which the Nexperia product is deemed to offer functions and qualities
beyond those described in the Product data sheet.
Disclaimers
Limited warranty and liability — Information in this document is believed
to be accurate and reliable. However, Nexperia does not give any
representations or warranties, expressed or implied, as to the accuracy
or completeness of such information and shall have no liability for the
consequences of use of such information. Nexperia takes no responsibility
for the content in this document if provided by an information source outside
of Nexperia.
In no event shall Nexperia be liable for any indirect, incidental, punitive,
special or consequential damages (including - without limitation - lost
profits, lost savings, business interruption, costs related to the removal
or replacement of any products or rework charges) whether or not such
damages are based on tort (including negligence), warranty, breach of
contract or any other legal theory.
Notwithstanding any damages that customer might incur for any reason
whatsoever, Nexperia’s aggregate and cumulative liability towards customer
for the products described herein shall be limited in accordance with the
Terms and conditions of commercial sale of Nexperia.
Right to make changes — Nexperia reserves the right to make changes
to information published in this document, including without limitation
specifications and product descriptions, at any time and without notice. This
document supersedes and replaces all information supplied prior to the
publication hereof.
Suitability for use in automotive applications — This Nexperia product
has been qualified for use in automotive applications. Unless otherwise
agreed in writing, the product is not designed, authorized or warranted to
be suitable for use in life support, life-critical or safety-critical systems or
equipment, nor in applications where failure or malfunction of an Nexperia
product can reasonably be expected to result in personal injury, death or
severe property or environmental damage. Nexperia and its suppliers accept
no liability for inclusion and/or use of Nexperia products in such equipment or
applications and therefore such inclusion and/or use is at the customer's own
risk.
Quick reference data — The Quick reference data is an extract of the
product data given in the Limiting values and Characteristics sections of this
document, and as such is not complete, exhaustive or legally binding.
Applications — Applications that are described herein for any of these
products are for illustrative purposes only. Nexperia makes no representation
or warranty that such applications will be suitable for the specified use
without further testing or modification.
Customers are responsible for the design and operation of their applications
and products using Nexperia products, and Nexperia accepts no liability for
any assistance with applications or customer product design. It is customer’s
sole responsibility to determine whether the Nexperia product is suitable
and fit for the customer’s applications and products planned, as well as
for the planned application and use of customer’s third party customer(s).
Customers should provide appropriate design and operating safeguards to
minimize the risks associated with their applications and products.
Nexperia does not accept any liability related to any default, damage, costs
or problem which is based on any weakness or default in the customer’s
applications or products, or the application or use by customer’s third party
customer(s). Customer is responsible for doing all necessary testing for the
customer’s applications and products using Nexperia products in order to
avoid a default of the applications and the products or of the application or
use by customer’s third party customer(s). Nexperia does not accept any
liability in this respect.
Limiting values — Stress above one or more limiting values (as defined in
the Absolute Maximum Ratings System of IEC 60134) will cause permanent
damage to the device. Limiting values are stress ratings only and (proper)
operation of the device at these or any other conditions above those
given in the Recommended operating conditions section (if present) or the
Characteristics sections of this document is not warranted. Constant or
repeated exposure to limiting values will permanently and irreversibly affect
the quality and reliability of the device.
Terms and conditions of commercial sale — Nexperia products are
sold subject to the general terms and conditions of commercial sale, as
published at http://www.nexperia.com/profile/terms, unless otherwise agreed
in a valid written individual agreement. In case an individual agreement is
concluded only the terms and conditions of the respective agreement shall
apply. Nexperia hereby expressly objects to applying the customer’s general
terms and conditions with regard to the purchase of Nexperia products by
customer.
No offer to sell or license — Nothing in this document may be interpreted
or construed as an offer to sell products that is open for acceptance or the
grant, conveyance or implication of any license under any copyrights, patents
or other industrial or intellectual property rights.
Export control — This document as well as the item(s) described herein
may be subject to export control regulations. Export might require a prior
authorization from competent authorities.
Translations — A non-English (translated) version of a document is for
reference only. The English version shall prevail in case of any discrepancy
between the translated and English versions.
Trademarks
Notice: All referenced brands, product names, service names and
trademarks are the property of their respective owners.
74LVC1G3157_Q100 All information provided in this document is subject to legal disclaimers. © Nexperia B.V. 2019. All rights reserved
Product data sheet Rev. 5 — 28 January 2019 17 / 18
Nexperia 74LVC1G3157-Q100
2-channel analog multiplexer/demultiplexer
Contents
1. General description......................................................1
2. Features and benefits.................................................. 1
3. Ordering information....................................................1
4. Marking.......................................................................... 2
5. Functional diagram.......................................................2
6. Pinning information......................................................2
6.1. Pinning.........................................................................2
6.2. Pin description............................................................. 3
7. Functional description................................................. 3
8. Limiting values............................................................. 3
9. Recommended operating conditions..........................4
10. Static characteristics..................................................4
10.1. Test circuits................................................................5
10.2. ON resistance............................................................5
10.3. ON resistance test circuit and graphs........................6
11. Dynamic characteristics.............................................8
11.1. Waveforms and test circuit........................................ 9
11.2. Additional dynamic characteristics........................... 11
11.3. Test circuits.............................................................. 11
12. Package outline........................................................ 13
13. Abbreviations............................................................ 16
14. Revision history........................................................16
15. Legal information......................................................17
© Nexperia B.V. 2019. All rights reserved
For more information, please visit: http://www.nexperia.com
For sales office addresses, please send an email to: salesaddresses@nexperia.com
Date of release: 28 January 2019
74LVC1G3157_Q100 All information provided in this document is subject to legal disclaimers. © Nexperia B.V. 2019. All rights reserved
Product data sheet Rev. 5 — 28 January 2019 18 / 18