REV. C –19–
REF19x Series
A Negative Precision Reference without Precision Resistors
In many current-output CMOS DAC applications where the
output signal voltage must be of the same polarity as the refer-
ence voltage, it is often required to reconfigure a current-switch-
ing DAC into a voltage-switching DAC through the use of a
1.25 V reference, an op amp and a pair of resistors. Using a
current-switching DAC directly requires the need for an addi-
tional operational amplifier at the output to reinvert the signal.
A negative voltage reference is then desirable from the point that
an additional operational amplifier is not required for either
reinversion (current-switching mode) or amplification (voltage
switching mode) of the DAC output voltage. In general, any
positive voltage reference can be converted into a negative volt-
age reference through the use of an operational amplifier and a
pair of matched resistors in an inverting configuration. The dis-
advantage to that approach is that the largest single source of er-
ror in the circuit is the relative matching of the resistors used.
The circuit illustrated in Figure 18 avoids the need for tightly
matched resistors with the use of an active integrator circuit. In
this circuit, the output of the voltage reference provides the in-
put drive for the integrator. The integrator, to maintain circuit
equilibrium, adjusts its output to establish the proper relation-
ship between the reference’s V
OUT
and GND. Thus, any nega-
tive output voltage desired can be chosen by simply substituting
for the appropriate reference IC. The sleep feature is main-
tained in the circuit with the simple addition of a PNP transistor
and a 10 kΩ resistor. One caveat with this approach should be
mentioned: although rail-to-rail output amplifiers work best in
the application, these operational amplifiers require a finite
amount (mV) of headroom when required to provide any load
current. The choice for the circuit’s negative supply should take
this issue into account.
A1
+5V
–5V
100Ω
1µF
1kΩ1µF
–V
REF
100kΩ
REF19x
V
IN
GND
V
REF
SLEEP
10kΩ
2N3906
SLEEP
TTL/CMOS
A1 = 1/2 OP295,
1/2 OP291
V
IN
6
2
3
4
10kΩ
Figure 18. A Negative Precision Voltage Reference
Uses No Precision Resistors
Stacking Reference ICs for Arbitrary Outputs
Some applications may require two reference voltage sources
which are a combined sum of standard outputs. The circuit of
Figure 19 shows how this “stacked output” reference can be
implemented.
U2
REF19x
(SEE TABLE)
R1
3.9kΩ
(SEE TEXT)
C1
0.1µF
+V
S
V
S
> V
OUT2
+0.15V
V
IN
COMMON V
OUT
COMMON
OUTPUT TABLE
U1/U2
REF192/REF192
REF192/REF194
REF192/REF195
V
OUT1
(V)
2.5
2.5
2.5
V
OUT2
(V)
5.0
7.0
7.5
3
2
6
4
+V
OUT2
V
O
(U2) C2
1µF
U1
REF19x
(SEE TABLE)
C3
0.1µF 3
2
6
4
+V
OUT1
V
O
(U1) C4
1µF
Figure 19. Stacking Voltage References with the REF19x
Two reference ICs are used, fed from a common unregulated
input, V
S
. The outputs of the individual ICs are simply con-
nected in series as shown, which provides two output voltages,
V
OUT1
and V
OUT2
. V
OUT1
is the terminal voltage of U1, while
V
OUT2
is the sum of this voltage and the terminal voltage of U2.
U1 and U2 are simply chosen for the two voltages which supply
the required outputs (see table). If for example both U1 and
U2 are REF192s, the two outputs are 2.5V and 5.0 V.
While this concept is simple, some cautions are in order. Since
the lower reference circuit must sink a small bias current from
U2 (50 µA–100 µA), plus the base current from the series PNP
output transistor in U2, either the external load of U1 or R1
must provide a path for this current. If the U1 minimum load is
not well defined, then resistor R1 should be used, set to a value
which will conservatively pass 600 µA of current, with the appli-
cable V
OUT1
across it. Note that the two U1 and U2 reference
circuits are locally treated as macrocells, each having its own by-
passes at input and output for best stability. Both U1 and U2 in
this circuit can source dc currents up their full rating. The
minimum input voltage V
S
is determined by the sum of the out-
puts, V
OUT2
, plus the dropout voltage of U2.
A related variation on stacking two three-terminal references is
shown in Figure 19, where U1, a REF192, is stacked with a
two-terminal reference diode such as the AD589. Like the all
three-terminal stacked reference above, this circuit provides two
outputs, V
OUT1
and V
OUT2
, which are the individual terminal
voltages of D1 and U1 respectively. Here this is 1.235 and 2.5,
which provides a V
OUT2
of 3.735 V. When using two-terminal
reference diodes such as D1, the rated minimum and maximum
device currents must be observed, and the maximum load cur-
rent from V
OUT1
can be no greater than the current set up by R1
and V
O(U1)
. In the case with V
O(U1)
equal to 2.5 V, R1 provides
a 500 µA bias to D1, so the maximum load current available at
V
OUT1
is 450 µA or less.