© Semiconductor Components Industries, LLC, 2012
April, 2012 − Rev. 9
1Publication Order Number:
LM337/D
LM337
1.5 A, Adjustable Output,
Negative Voltage Regulator
The LM337 is an adjustable 3−terminal negative voltage regulator
capable of supplying in excess of 1.5 A over an output voltage range of
−1.2 V to −37 V. This voltage regulator is exceptionally easy to use
and requires only two external resistors to set the output voltage.
Further, it employs internal current limiting, thermal shutdown and
safe area compensation, making it essentially blow−out proof.
The LM337 serves a wide variety of applications including local, on
card regulation. This device can also be used to make a programmable
output regulator, or by connecting a fixed resistor between the
adjustment and output, the LM337 can be used as a precision current
regulator.
Features
•Output Current in Excess of 1.5 A
•Output Adjustable between −1.2 V and −37 V
•Internal Thermal Overload Protection
•Internal Short Circuit Current Limiting Constant with Temperature
•Output Transistor Safe−Area Compensation
•Floating Operation for High Voltage Applications
•Eliminates Stocking many Fixed Voltages
•Available in Surface Mount D2PAK and Standard 3−Lead Transistor
Package
•Pb−Free Packages are Available
Figure 1. Standard Application
Vout+ –1.25Vǒ1)R2
R1Ǔ
*Cin is required if regulator is located more than 4 inches from power supply filter.
*A 1.0 mF solid tantalum or 10 mF aluminum electrolytic is recommended.
**CO is necessary for stability. A 1.0 mF solid tantalum or 10 mF aluminum electrolytic
**is recommended.
LM337
IPROG
Cin*
1.0 mF
+
-Vin
Vin Vout
-Vout
CO**
1.0 mF
+
IAdj
R1
120
R2
THREE−TERMINAL
ADJUSTABLE NEGATIVE
VOLTAGE REGULATOR
TO−220AB
T SUFFIX
CASE 221AB
1
MARKING
DIAGRAMS
LM
337xx
AWLYWWG
Pin 1. Adjust
2. Vin
3. Vout
Heatsink surface
connected to Pin 2.
See detailed ordering and shipping information in the package
dimensions section on page 8 of this data sheet.
ORDERING INFORMATION
xx = BT, T
yyyy = BD2T, D2T
A = Assembly Location
WL = Wafer Lot
Y = Year
WW = Work Week
G=Pb−Free Package
http://onsemi.com
D2PAK
D2T SUFFIX
CASE 936
Heatsink surface (shown as terminal 4 in
case outline drawing) is connected to Pin 2.
LM
337yyyy
AWLYWWG
LM337
http://onsemi.com
2
MAXIMUM RATINGS (TA = +25°C, unless otherwise noted)
Rating Symbol Value Unit
Input−Output Voltage Differential VI−VO40 Vdc
Power Dissipation
Case 221A
TA = +25°C
Thermal Resistance, Junction−to−Ambient
Thermal Resistance, Junction−to−Case
Case 936 (D2PAK)
TA = +25°C
Thermal Resistance, Junction−to−Ambient
Thermal Resistance, Junction−to−Case
PD
qJA
qJC
PD
qJA
qJC
Internally Limited
65
5.0
Internally Limited
70
5.0
W
°C/W
°C/W
W
°C/W
°C/W
Operating Junction Temperature Range TJ−40 to +125 °C
Storage Temperature Range Tstg −65 to +150 °C
Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the
Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect
device reliability.
ELECTRICAL CHARACTERISTICS (|VI−VO| = 5.0 V; IO = 0.5 A for T package; TJ = Tlow to Thigh [Note 1]; Imax and Pmax [Note 2].)
Characteristics Figure Symbol Min Typ Max Unit
Line Regulation (Note 3), TA = +25°C, 3.0 V ≤ |VI−VO| ≤ 40 V 1 Regline −0.01 0.04 %/V
Load Regulation (Note 3), TA = +25°C, 10 mA ≤ IO ≤ Imax
|VO| ≤ 5.0 V
|VO| ≥ 5.0 V
2 Regload −
−
15
0.3
50
1.0
mV
% VO
Thermal Regulation, TA = +25°C (Note 5), 10 ms Pulse Regtherm −0.003 0.04 % VO/W
Adjustment Pin Current 3 IAdj −65 100 mA
Adjustment Pin Current Change, 2.5 V ≤ |VI−VO| ≤ 40 V,
10 mA ≤ IL ≤ Imax, PD ≤ Pmax, TA = +25°C
1, 2 DIAdj −2.0 5.0 mA
Reference Voltage, TA = +25°C, 3.0 V ≤ |VI−VO| ≤ 40 V,
10 mA ≤ IO ≤ Imax, PD ≤ Pmax, TJ = Tlow to Thigh
3 Vref −1.213
−1.20
−1.250
−1.25
−1.287
−1.30
V
Line Regulation (Note 3), 3.0 V ≤ |VI−VO| ≤ 40 V 1 Regline −0.02 0.07 %/V
Load Regulation (Note 3), 10 mA ≤ IO ≤ Imax
|VO| ≤ 5.0 V
|VO| ≥ 5.0 V
2 Regload −
−
20
0.3
70
1.5
mV
% VO
Temperature Stability (Tlow ≤ TJ ≤ Thigh) 3 TS−0.6 −% VO
Minimum Load Current to Maintain Regulation
(|VI−VO| ≤ 10 V)
(|VI−VO| ≤ 40 V)
3 ILmin −
−
1.5
2.5
6.0
10
mA
Maximum Output Current
|VI−VO| ≤ 15 V, PD ≤ Pmax, T Package
|VI−VO| ≤ 40 V, PD ≤ Pmax, TJ = +25°C, T Package
3 Imax −
−
1.5
0.15
2.2
0.4
A
RMS Noise, % of VO, TA = +25°C, 10 Hz ≤ f ≤ 10 kHz N−0.003 −% VO
Ripple Rejection, VO = −10 V, f = 120 Hz (Note 4)
Without CAdj
CAdj = 10 mF
4 RR
−
66
60
77
−
−
dB
Long−Term Stability, TJ = Thigh (Note 6), TA = +25°C for
Endpoint Measurements
3 S −0.3 1.0 %/1.0 k
Hrs.
Thermal Resistance, Junction−to−Case, T Package RqJC −4.0 −°C/W
1. Tlow to Thigh = 0° to +125°C, for LM337T, D2T. Tlow to Thigh = −40° to +125°C, for LM337BT, BD2T.
2. Imax = 1.5 A, Pmax = 20 W
3. Load and line regulation are specified at constant junction temperature. Change in VO because of heating effects is covered under the
Thermal Regulation specification. Pulse testing with a low duty cycle is used.
4. CAdj, when used, is connected between the adjustment pin and ground.
5. Power dissipation within an IC voltage regulator produces a temperature gradient on the die, affecting individual IC components on the die.
These effects can be minimized by proper integrated circuit design and layout techniques. Thermal Regulation is the effect of these
temperature gradients on the output voltage and is expressed in percentage of output change per watt of power change in a specified time.
6. Since Long Term Stability cannot be measured on each device before shipment, this specification is an engineering estimate of average
stability from lot to lot.
LM337
http://onsemi.com
3
Representative Schematic Diagram
Figure 1. Line Regulation and DIAd
j
/Line Test Circuit
*
VOH
VOL
LineRegulation(%ńV) +
|VOL–VOH|
|VOH|x100
LM337
100
2.5k
2.0k
60
810
10k
15pF
800
220
5.0k
75
0
60k 100k
18k
800
4.0k
6.0k
1.0k
9.6k 3.0k 2.2k
100
18k
21k
270
100pF 5.0pF 240 2.0
pF 250
8.0k
20k
100k
5.0k 0.2
15
600
2.9k 4.0k
500 2.4k 15 155 0.05
Vin
500
Adjust
Vout
2.0k
25pF
15pF
Cin 1.0 mF
R21%
CO
+
RL
Adjust
Vin Vout
R1120
1%
VEE
*Pulse testing required.
1% Duty Cycle
is suggested.
1.0 mF
VIH
VIL
IAdj
This device contains 39 active transistors.
30k
LM337
http://onsemi.com
4
Figure 2. Load Regulation and DIAdj/Load Test Circuit
Figure 3. Standard Test Circuit
Figure 4. Ripple Rejection Test Circuit
VO (min Load) - VO (max Load)
Cin 1.0 mF
R21%
R1120
CO+
RL
(max
Load)
Adjust
Vin
-VILM337
Vout
*Pulse testing required.
1% Duty Cycle is suggested.
Load Regulation (mV) = VO (min Load) - VO (max Load) Load Regulation (% VO) = x 100
IL
IAdj
1.0 mF
-VO (min Load)
-VO (max Load)
VO
RL
+
1.0 mF
CO
R1120
1%
R2
Cin
Adjust
Vin LM337
To Calculate R2:R2 = - 1 R1
This assumes IAdj is negligible.
* Pulse testing required.
* 1% Duty Cycle is suggested.
VI
IAdj Vref
IL
VO
1.0 mF
Vout
RL
+
1.0 mF
CO
1N4002D1*
Cin
1%R2
Adjust
Vin LM337
R1120
14.3 V
4.3 V
f = 120 Hz
CAdj
+
Vout = -1.25 V
* D1 Discharges CAdj if output is shorted to Ground.
1.0 mF
10mF
Vout
VO
*
VO (min Load)
Vref
LM337
http://onsemi.com
5
Figure 5. Load Regulation Figure 6. Current Limit
Figure 7. Adjustment Pin Current Figure 8. Dropout Voltage
Figure 9. Temperature Stability Figure 10. Minimum Operating Current
ΔVout, OUTPUT VOLTAGE CHANGE (%)
IL = 0.5 A
IL = 1.5 A
Vin = -15 V
Vout = -10 V
Iout , OUTPUT CURRENT (A)
TJ = 25°C
, ADJUSTMENT CURRENT (
Adj μA)I
Vin out , INPUT-OUTPUT VOLTAGE- V
1.0 A
500 mA
200 mA
20 mA
Vout = -5.0 V
DVO = 100 mV
IL = 1.5 A
Vref, REFERENCE VOLTAGE (V)
, QUIESCENT CURRENT (mA)
B
I
TJ = 25°C
DIFFERENTIAL (Vdc)
0.2
0
-0.2
-0.4
-0.6
-0.8
-1.0
-1.2
-1.4
4.0
3.0
2.0
1.0
0
80
75
70
65
60
55
50
45
40
3.0
2.5
2.0
1.5
1.0
1.27
1.26
1.25
1.24
1.23
1.8
1.6
1.4
1.2
1.0
0.8
0.6
0.4
0.2
0
-50 -25 0 25 50 75 100 125 150
TJ, JUNCTION TEMPERATURE (°C)
0 10203040
Vin-Vout , INPUT-OUTPUT VOLTAGE DIFFERENTIAL (Vdc)
-50 -25 0 25 50 75 100 125 150
TJ, JUNCTION TEMPERATURE (°C)
-50 -25 0 25 50 75 100 125 150
TJ, JUNCTION TEMPERATURE (°C)
-50 -25 0 25 50 75 100 125 150
TJ, JUNCTION TEMPERATURE (°C)
10 20 30 400
Vin-Vout , INPUT-OUTPUT VOLTAGE DIFFERENTIAL (Vdc)
LM337
http://onsemi.com
6
Figure 11. Ripple Rejection versus Output Voltage Figure 12. Ripple Rejection versus Output Current
Figure 13. Ripple Rejection versus Frequency Figure 14. Output Impedance
Figure 15. Line Transient Response Figure 16. Load Transient Response
010203040
t, TIME (ms)
V
VOLTAGE CHANGE (V)
Δin ΔV
VOLTAGE DEVIATION (V)
out
, INPUT , OUTPUT
ΔV
VOLTAGE DEVIATION (V)
out
I
CURRENT (A)
L, LOAD , OUTPUT
010203040
t, TIME (ms)
Vout = -10 V
IL = 50 mA
TJ = 25°C
CL = 1.0 mF
Without CAdj
0 -5.0 -10 -15 -20 -25 -30 -35 -40
RR, RIPPLE REJECTION (dB)
Vout, OUTPUT VOLTAGE (V)
0.01 0.1 1.0 10
RR, RIPPLE REJECTION (dB)
IO, OUTPUT CURRENT (A)
10 100 1.0 k 10 k 100 k 1.0 M 10 M
RR, RIPPLE REJECTION (dB)
f, FREQUENCY (Hz)
10 100 1.0 k 10 k 100 k 1.0 M
, OUTPUT IMPEDANCE ()
OΩ
f, FREQUENCY (Hz)
Z
CAdj = 10 mF
0.8
0.6
0.4
0.2
0
-0.2
-0.4
0
-0.5
-1.0
-0.5
0.6
0.4
0.2
0
-0.2
-0.4
-0.6
0
-1.0
-1.5
100
80
60
40
20
0
100
80
60
40
20
0
100
80
60
40
0
20
101
100
10-1
10-2
10-3
Without CAdj
CAdj = 10 mF
Vin = -15 V
Vout = -10 V
IL = 50 mA
TJ = 25°C
CL = 1.0 mF
CAdj = 10 mF
Vin - Vout = 5.0 V
IL = 500 mA
f = 120 Hz
TJ = 25°C
Without CAdj
Without CAdj
CAdj = 10 mF
Vin = -15 V
Vout = -10 V
f = 120 Hz
TJ = 25°C
CAdj =10 mF
Without CAdj
Vin = -15 V
Vout = -10 V
IL = 500 mA
TJ = 25°C
Without CAdj
CAdj = 10 mF
Vin = -15 V
Vout = -10 V
IL = 500 mA
CL = 1.0 mF
TJ = 25°C
LM337
http://onsemi.com
7
APPLICATIONS INFORMATION
Basic Circuit Operation
The LM337 is a 3−terminal floating regulator. In
operation, the LM337 develops and maintains a nominal
−1.25 V reference (Vref) between its output and adjustment
terminals. This reference voltage is converted to a
programming current (IPROG) by R1 (see Figure 17), and this
constant current flows through R2 from ground.
The regulated output voltage is given by:
Vout+V
refǒ1)R2
R1Ǔ)I
AdjR2
Since the current into the adjustment terminal (IAdj)
represents an error term in the equation, the LM337 was
designed to control IAdj to less than 100 mA and keep it
constant. To do this, all quiescent operating current is
returned to the output terminal. This imposes the
requirement for a minimum load current. If the load current
is less than this minimum, the output voltage will rise.
Since the LM337 is a floating regulator, it is only the
voltage differential across the circuit which is important to
performance, and operation at high voltages with respect to
ground is possible.
Figure 17. Basic Circuit Configuration
+
-
Vout
CO
R2
IPROG
R1
Adjust
Vin LM337
Vout
+
Vref = -1.25 V Typical
Vref
Vout
IAdj
Load Regulation
The LM337 is capable of providing extremely good load
regulation, but a few precautions are needed to obtain
maximum performance. For best performance, the
programming resistor (R1) should be connected as close to
the regulator as possible to minimize line drops which
effectively appear in series with the reference, thereby
degrading regulation. The ground end of R2 can be returned
near the load ground to provide remote ground sensing and
improve load regulation.
External Capacitors
A 1.0 mF tantalum input bypass capacitor (Cin) is
recommended to reduce the sensitivity to input line
impedance.
The adjustment terminal may be bypassed to ground to
improve ripple rejection. This capacitor (CAdj) prevents
ripple from being amplified as the output voltage is
increased. A 10 mF capacitor should improve ripple
rejection about 15 dB at 120 Hz in a 10 V application.
An output capacitance (CO) in the form of a 1.0 mF
tantalum or 10 mF aluminum electrolytic capacitor is
required for stability.
Protection Diodes
When external capacitors are used with any IC regulator
it is sometimes necessary to add protection diodes to prevent
the capacitors from discharging through low current points
into the regulator.
Figure 18 shows the LM337 with the recommended
protection diodes for output voltages in excess of −25 V or
high capacitance values (CO > 25 mF, CAdj > 10 mF). Diode
D1 prevents CO from discharging thru the IC during an input
short circuit. Diode D2 protects against capacitor CAdj
discharging through the IC during an output short circuit.
The combination of diodes D1 and D2 prevents CAdj from
the discharging through the IC during an input short circuit.
Figure 18. Voltage Regulator with Protection Diodes
+
-
+
Cin
-Vin
R2CAdj
+
+
1N4002
LM337
Vout
Vout
Vin
D1
1N4002
R1D2
CO
Adjust
Vout
Figure 19. D2PAK Thermal Resistance and Maximum
Power Dissipation versus P.C.B. Copper Length
R , THERMAL RESISTANCE
JAθ
JUNCTION‐TO‐AIR ( C/W)°
ÎÎÎÎ
ÎÎÎÎ
ÎÎÎÎ
ÎÎÎÎ
PD, MAXIMUM POWER DISSIPATION (W)
30
40
50
60
70
80
Minimum
Size Pad
2.0 oz. Copper
L
L
Free Air
Mounted
Vertically
RqJA
1.0
1.5
2.0
2.5
3.0
3.5
010203025155.0
L, LENGTH OF COPPER (mm)
PD(max) for TA = +50°C
LM337
http://onsemi.com
8
ORDERING INFORMATION
Device Operating Temperature Range Package Shipping†
LM337BD2T
TJ = −40° to +125°C
D2PAK
50 Units / Rail
LM337BD2TG D2PAK
(Pb−Free)
LM337BD2TR4 D2PAK
800 / Tape & Reel
LM337BD2TR4G D2PAK
(Pb−Free)
LM337BT TO−220AB
50 Units / Rail
LM337BTG TO−220AB
(Pb−Free)
LM337D2T
TJ = 0° to +125°C
D2PAK
LM337D2TG D2PAK
(Pb−Free)
LM337D2TR4 D2PAK
800 / Tape & Reel
LM337D2TR4G D2PAK
(Pb−Free)
LM337T TO−220AB
50 Units / Rail
LM337TG TO−220AB
(Pb−Free)
†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging
Specifications Brochure, BRD8011/D.
LM337
http://onsemi.com
9
PACKAGE DIMENSIONS
D2PAK
CASE 936−03
ISSUE D
*For additional information on our Pb−Free strategy and soldering
details, please download the ON Semiconductor Soldering and
Mounting Techniques Reference Manual, SOLDERRM/D.
SOLDERING FOOTPRINT*
8.38
5.080
DIMENSIONS: MILLIMETERS
PITCH
2X
16.155
1.016
2X
10.49
3.504
5 REF5 REF
V
U
TERMINAL 4
NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI
Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCHES.
3. TAB CONTOUR OPTIONAL WITHIN
DIMENSIONS A AND K.
4. DIMENSIONS U AND V ESTABLISH A MINIMUM
MOUNTING SURFACE FOR TERMINAL 4.
5. DIMENSIONS A AND B DO NOT INCLUDE
MOLD FLASH OR GATE PROTRUSIONS. MOLD
FLASH AND GATE PROTRUSIONS NOT TO
EXCEED 0.025 (0.635) MAXIMUM.
6. SINGLE GAUGE DESIGN WILL BE SHIPPED
AFTER FPCN EXPIRATION IN OCTOBER 2011.
DIM
A
MIN MAX MIN MAX
MILLIMETERS
0.386 0.403 9.804 10.236
INCHES
B0.356 0.368 9.042 9.347
C0.170 0.180 4.318 4.572
D0.026 0.036 0.660 0.914
E0.045 0.055 1.143 1.397
F0.051 REF 1.295 REF
G0.100 BSC 2.540 BSC
H0.539 0.579 13.691 14.707
J0.125 MAX 3.175 MAX
K0.050 REF 1.270 REF
L0.000 0.010 0.000 0.254
M0.088 0.102 2.235 2.591
N0.018 0.026 0.457 0.660
P0.058 0.078 1.473 1.981
R
S0.116 REF 2.946 REF
U0.200 MIN 5.080 MIN
V0.250 MIN 6.350 MIN
__
A
12 3
K
F
B
J
S
H
D
M
0.010 (0.254) T
E
OPTIONAL
CHAMFER
BOTTOM VIEW
OPTIONAL CONSTRUCTIONS
TOP VIEW
SIDE VIEW
DUAL GAUGE
BOTTOM VIEW
L
T
P
RDETAIL C
SEATING
PLANE
2X
G
NM
CONSTRUCTION
D
C
DETAIL C
E
OPTIONAL
CHAMFER
SIDE VIEW
SINGLE GAUGE
CONSTRUCTION
S
C
DETAIL C
TT
D
E0.018 0.026 0.457 0.660
S
LM337
http://onsemi.com
10
PACKAGE DIMENSIONS
TO−220, SINGLE GAUGE
CASE 221AB
ISSUE A
NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCHES.
3. DIMENSION Z DEFINES A ZONE WHERE ALL BODY AND
LEAD IRREGULARITIES ARE ALLOWED.
4. PRODUCT SHIPPED PRIOR TO 2008 HAD DIMENSIONS
S = 0.045 - 0.055 INCHES (1.143 - 1.397 MM)
DIM MIN MAX MIN MAX
MILLIMETERSINCHES
A0.570 0.620 14.48 15.75
B0.380 0.405 9.66 10.28
C0.160 0.190 4.07 4.82
D0.025 0.035 0.64 0.88
F0.142 0.147 3.61 3.73
G0.095 0.105 2.42 2.66
H0.110 0.155 2.80 3.93
J0.018 0.025 0.46 0.64
K0.500 0.562 12.70 14.27
L0.045 0.060 1.15 1.52
N0.190 0.210 4.83 5.33
Q0.100 0.120 2.54 3.04
R0.080 0.110 2.04 2.79
S0.020 0.024 0.508 0.61
T0.235 0.255 5.97 6.47
U0.000 0.050 0.00 1.27
V0.045 --- 1.15 ---
Z--- 0.080 --- 2.04
B
Q
H
Z
L
V
G
N
A
K
F
123
4
D
SEATING
PLANE
−T−
C
S
T
U
R
J
ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice
to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability
arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages.
“Typical” parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All
operating parameters, including “Typicals” must be validated for each customer application by customer’s technical experts. SCILLC does not convey any license under its patent rights
nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications
intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should
Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates,
and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death
associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal
Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.
LM337/D
PUBLICATION ORDERING INFORMATION
N. American Technical Support: 800−282−9855 Toll Free
USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421 33 790 2910
Japan Customer Focus Center
Phone: 81−3−5817−1050
LITERATURE FULFILLMENT:
Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA
Phone: 303−675−2175 or 800−344−3860 Toll Free USA/Canada
Fax: 303−675−2176 or 800−344−3867 Toll Free USA/Canada
Email: orderlit@onsemi.com
ON Semiconductor Website: www.onsemi.com
Order Literature: http://www.onsemi.com/orderlit
For additional information, please contact your local
Sales Representative