L9823 Octal low-side driver for bulb, resistive and inductive loads with serial input control, output protection and diagnostic Features Outputs current capability up to 0.5 A Cascadable SPI control for outputs Reset function with reset signal or undervoltage at VDD Programmable intrinsic output voltage clamping at typ. 50 V for inductive switching '!0'03 SO24 Overcurrent shutdown with latch-off for every write cycle (SFPD = low) Independent thermal shutdown of outputs (SOA Protection) Output status data available on the SPI using 8-bit I/O protocol up to 3.0 MHz Low standby current with reset = low (typ. 35 A @ VDD) Open load detection (outputs off) Single VDD logic supply High EMS immunity and low EME (controlled output slopes) Full functionality of the remaining device at negative voltage drop on outputs (-1.5 V or -3.0 A) April 2011 Description L9823 is a octal low-side driver circuit, dedicated for automotive applications. Table 1. Output mode programmable for sustained current limit or shutdown Output voltage clamping is provided for flyback current recirculation, when inductive loads are driven. Chip select and cascadable serial 8-bit Interface for outputs control and diagnostic data transfer. Device summary Order code Package Packing L9823 SO24 Tube E-L9823 SO24 Tube Doc ID 7791 Rev 5 1/19 www.st.com 1 Contents L9823 Contents 1 2 3 Block diagram and pins description . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 1.1 Block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 1.2 Pins description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 Electrical specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 2.1 Absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 2.2 Thermal data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 2.3 Electrical characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 2.4 Power outputs characteristics for flyback current, outputs short circuit protection and diagnostics 12 Functional description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 3.1 General . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 3.2 Output stages control . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 3.3 Diagnostics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 4 Applications information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 5 Package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 6 Revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 2/19 Doc ID 7791 Rev 5 L9823 List of tables List of tables Table 1. Table 2. Table 3. Table 4. Table 5. Table 6. Table 7. Table 8. Device summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 Pins description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 Absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 Thermal data. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 Electrical characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 Outputs Control. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 Diagnostic for outputs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 Document revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 Doc ID 7791 Rev 5 3/19 List of figures L9823 List of figures Figure 1. Figure 2. Figure 3. Figure 4. Figure 5. Figure 6. Figure 7. Figure 8. 4/19 Block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 Pins connection (top view) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 Output control register structure . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 Timing of the serial interface. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 Pulse diagram to read the outputs status register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 Structure of the outputs status register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 Typical application circuit diagram for the L9823 circuit. . . . . . . . . . . . . . . . . . . . . . . . . . . 16 SO24 mechanical data and package dimensions. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 Doc ID 7791 Rev 5 L9823 Block diagram and pins description 1 Block diagram and pins description 1.1 Block diagram Figure 1. Block diagram $$ 3&0$ /54 /, 6$' )/, 3#,+ 3) /UTPUT ,ATCH 3HIFT 2EGISTER #3" 30) )NTERFACE 3/ 'ATE #ONTROL 1 1 1 1 1 1 1 1 1 )3#" /VER 4EMPERATURE $ETECT /4 #( $IA G $IAG 1 $IAG $IAG $IAG 1 $IAG $IA G $IAG $IAG 1 $IAG $IAG $IAG 1 $IAG #( #( #( #( 1 $IAG #( 2ESET 1 $IAG #( 2ESET 2ESET 1 $IAG 5NDERVOL TAGE 2%3%4 #( /54 /54 /54 /54 /54 /54 /54 '.$ 1.2 '!0'03 Pins description Figure 2. Pins connection (top view) /54 /54 /54 /54 3#,+ 2%3%4 3) .# '.$ '.$ '.$ '.$ '.$ '.$ '.$ '.$ 3/ 6$$ #3" 3&0$ /54 /54 /54 /54 '!0'03 Doc ID 7791 Rev 5 5/19 Block diagram and pins description Table 2. L9823 Pins description N# Pin 1 OUT7 Output 7 2 OUT6 Output 6 SCLK The system clock pin (SCLK) clocks the internal shift registers of the L9823. The serial input pin (SI) accepts data into the input shift register on the falling edge of the SCLK signal while the serial output pin (SO) shifts data information out of the shift register on the rising edge of the SCLK signal. False clocking of the shift register must be avoided to guarantee validity of data. It is essential that the SCLK pin be in a logic low state whenever chip select bar pin (CSB) makes any transition. For this reason, it is recommended though not necessary, that the SCLK pin be kept in a low logic state as long as the device is not accessed (CSB in logic high state). When CSB is in a logic high state, any signal at the SCLK and SI pin is ignored and SO is tri-stated (high-impedance). 4 SI This pin is for the input of serial instruction data. SI information is read in on the falling edge of SCLK. A logic high state present on this pin when the SCLK signal rises will program a specific output OFF, and in turn, turns OFF the specific output on the rising edge of the CSB signal. Conversely, a logic low state present on the SI pin will program the output ON, and in turn, turns ON the specific output on the rising edge of the CSB signal. To program the eight outputs of the L9823 ON or OFF, an eight bit serial stream of data is required to be entered into the SI pin starting with Output 7, followed by Output 6, Output 5, etc., to Output 0. For each rise of the SCLK signal, with CSB held in a logic low state, a databyte instruction (ON or OFF) is loaded into the shift register per the databyte SI state. The shift register is full after eight bits of information have been entered. To preserve data integrity, care should be taken to not transition SI as SCLK transitions from a low-to-high logic state. 5 GND GND 6 GND GND 7 GND GND 8 GND GND 3 Description SO The serial output (SO) pin is the tri-stateable output from the shift register. The SO pin remains in a high impedance state until the CSB pin goes to a logic low state. The SO data reports the drain status, either high or low. The SO pin changes state on the rising edge of SCLK and reads out on the falling edge of SCLK. When an output is OFF and not faulted, the corresponding SO databyte is a high state. When SO an output is ON, and there is no fault, the corresponding databyte on the SO pin will be a low logic state. The SI / SO shifting of data follows a first-in-first-out protocol with both input and output words transferring the Most Significant Bit (MSB) first. The SO pin is not affected by the status of the Reset pin. 10 CSB The system MCU selects the L9823 to be communicated with through the use of the CSB pin. Whenever the pin is in a logic low state, data can be transferred from the MCU to the L9823 and vise versa. Clocked-in data from the MCU is transferred from the L9823 shift register and latched into the power outputs on the rising edge of the CSB signal. On the falling edge of the CSB signal, drain status information is transferred from the power outputs and loaded into the device's shift register. The CSB pin also controls the output driver of the serial output pin. Whenever the CSB pin goes to a logic low state, the SO pin output driver is enabled allowing information to be transferred from the L9823 to the MCU. To avoid any spurious data, it is essential that the high-to-low transition of the CSB signal occur only when SCLK is in a logic low state. 11 OUT5 Output 5 12 OUT4 Output 4 13 OUT3 Output 3 9 6/19 Doc ID 7791 Rev 5 L9823 Table 2. Block diagram and pins description Pins description (continued) N# Pin Description 14 OUT2 Output 2 15 SFPD The Short Fault Protect Disable (SFPD) pin is used to disable the overcurrent latch-OFF. This feature allows control of incandescent loads where in-rush currents exceed the device's analog current limits. Essentially the SFPD pin determines whether the L9823 output(s) will instantly shutdown upon sensing an output short or remain ON in a current limiting mode of operation until the output short is removed or thermal shutdown is reached. If the SFPD pin is tied to VDD the L9823 output(s) will remain ON in a current limited mode of operation upon encountering a load short to supply. If the SFPD pin is grounded, a short circuit will immediately shutdown only the output affected. Other outputs not having a fault condition will operate normally. 16 VDD VDD 17 GND GND 18 GND GND 19 GND GND 20 GND GND 21 N.C. Not Connected The Reset pin is active low and used to clear the SPI shift register and in doing so sets all output switches OFF. With the device in a system with an MCU; upon initial system power up, the MCU holds the Reset pin of the device in a logic low state ensuring all outputs to be OFF until the VDD pin voltages are adequate for predictable operation. After the L9823 is Reset, the MCU is ready to assert system control with all output switches initially OFF. The Reset pin is active low and has an internal pull-down incorporated to ensure operational predictability should the external pull-down of the MCU open circuit. The internal pull-up is to afford safe and easy interfacing to the MCU. The Reset pin of the L9823 should be pulled to a logic low state for a duration of at least 160ns to ensure reliable Reset. 22 RESET 23 OUT1 Output 1 24 OUT0 Output 0 Doc ID 7791 Rev 5 7/19 Electrical specifications L9823 2 Electrical specifications 2.1 Absolute maximum ratings For voltages and currents applied externally to the device. Exceeding limits may cause damage to the device. Table 3. Absolute maximum ratings Symbol VDD Parameter Supply voltage Value Unit -0.3 to 7 V Inputs and data lines (CSB, SCLK, SI, Reset, SFPD, SO) VIN VSDO IIN Voltage (CSB, SCLK, SI, Reset, SFPD) Voltage (SO) -0.3 to 7 -0.3 to VDD+0.3 Protection diodes current (1) T 1ms -20 to 20 (1) V mA Outputs (OUT0 to OUT7) VOUT Cont Continuous output voltage -1.5 to 45 V VOUT Cont Continuous output current -3 to IOUT LIM A IOUT PEAK Output current EOUTclamp Output clamp energy IOUT LIM -10 (3) Output current (self limit) (2) to 2 A 50 mJ 2 A 1. All inputs are protected against ESD according to MIL 883C; tested with HBM C = 100 pF, R = 1500 at 2kV. It corresponds to a dissipated energy E 0.2mJ (data available upon request). 2. Transient pulses in accordance to DIN40839 part 1, 3 and ISO 7637 Part 1, 3. 3. Max. output clamp energy at Tj = 150C, using single non-repetitive pulse of 500 mA 2.2 Thermal data Table 4. Thermal data Symbol Parameter Value Unit 155 (Min.), 180 (Typ.) C Thermal shutdown TLIM Thermal shutdown threshold Thermal resistance (junction-to-lead) RthjL-one Single output (junction lead) 25 (Max.) C/W RthjL-all All outputs (junction lead) 20 (Max.) C/W Storage temperature -55 to 150 C Tstg 8/19 Doc ID 7791 Rev 5 L9823 2.3 Electrical specifications Electrical characteristics 4.5 V VDD 5.5 V; -40 C TJ 150 C; unless otherwise specified. Table 5. Electrical characteristics Symbol Parameter Test condition Min. Typ. Max. Unit Supply voltage Standby current leakage current Reset = LOW and / or VDDRES>VDD > 0.5V VDD < 0.5V - 35 <1 70 10 A IDDOPM Operating mode IOUT0 to 7 = 500 mA SPI - SCLK = 3 MHz CSB = Low SO no load - - 6 mA IDD rev IDD during reverse output current Iout rev = -2.5 A - - 10 mA 2.5 - 3.95 V IDDSTB IDDleak VDD RES Undervoltage reset Reset of all registers and disable of all outputs Inputs (CSB, SCLK, SI, Reset, SFPD) VINL Low level - -0.3 - 0.2*VDD V VINH High level - 0.7*VDD - VDD+0. 3 V Vhyst Hysteresis voltage - 0.5 1.2 0.5*VDD V IIN Input current VIN = VDD -10 - 10 A RIN Pull-up resistance (CSB, SI) Pull-down resistance (SFPD, Reset, SCLK) - 50 - 250 k CIN Input capacitance - - - 10 pF Serial data outputs VSOH High output level ISO = -4 mA VDD -0.4 - VSOL Low output level ISO = 3.2 mA - - 0.4 V ISOL Tristate leakage current CSB = high; 0 V VSO VDD -10 - 10 A CSO Output capacitance fSO = 300 kHz, 0 V VSO VDD - - 20 pF 10 A V Outputs OUT 0 to 7 IOUTL0 - 7 Leakage current VOUT Output clamp voltage clamp RDSon On resistance OUT 0 ... 7 OUTx = OFF; VOUTx = 16V; VDD VDD RES and / or Reset = Low Tj 85C -10 2mA IOUT clamp IOUT LIM IOUT test = 20mA with correlation 45 - 60 V - 1 0.8 1.5 1.25 IOUT = 500mA; Tj = +150C Tj = +25C Doc ID 7791 Rev 5 <1A 9/19 Electrical specifications Table 5. L9823 Electrical characteristics (continued) Symbol Min. Typ. Max. Unit - - 300 pF SFPD = Low, VOUT VDG 0.5 1.6 2.5 A IOUT LIM Short circuit current limitation - 0.5 1.6 2.5 A tdly SCB SFPD = Low, VOUT VDG CSB = 50% to IOUT 1/2 IOUT LIM 70 150 250 s 0.5*VDD 0.55*VDD 0.6*VDD V COUT Parameter Output capacitance Test condition VOUT = 16 V; f = 1 MHz Outputs short circuit protection ISCB Overcurrent shutoff threshold Short circuit shutdown delay Diagnostics VDG IOUT OL Diagnostic threshold voltage - Open load detection sink current Vout = VDG Output programmed OFF 30 60 100 A SFPD = Low, VOUT VDG CSB = 50% to valid data at SO 70 150 250 s tdly SFPD Diagnostic detection filter time Outputs timing tdon Turn-on delay CSB = 50% to RL = 50 VOUT = 0.9 Vbat, Vbat = 16 V - - 20 s tdoff Turn-off delay CSB = 50% to RL = 50 VOUT = 0.1*Vbat, Vbat = 16 V - - 20 s dVon/dt Turn-on voltage slew-rate 90% to 30% of Vbat; RL = 50 ; Vbat = 16 V 0.7 2.1 3.5 V/s dVoff/dt Turn-off voltage slew-rate 30% to 90% of Vbat; RL = 50 ; Vbat = 16 V 0.7 2.1 3.5 V/s Turn-off voltage clamp slewrate 30% to 80% of VOUT clamp RL = 500 0.7 2.1 5.5 V/s 3 - - MHz dVoff clamp/dt Serial diagnostic link (Load capacitor at SO = 200 pF) fsclk Clock frequency 50% duty cycle tclh Minimum time SCLK = HIGH - 160 - - ns tcll Minimum time SCLK = LOW - 160 - - ns tpcld Propagation delay SCLK to data at SO valid 4.9V VDD 5.1V - - 100 ns tcsdv CSB = LOW to data at SO active - - - 100 ns tsclch SCLK low before CSB low Setup time SCLK to CSB change H/L 100 - - ns thclcl SCLK change L/H after CSB = Setup time CSB to SCLK change Low L/H 100 - - ns tscld SI input setup time 20 - - ns 10/19 SCLK change H/L after SI data valid Doc ID 7791 Rev 5 L9823 Table 5. Symbol Electrical specifications Electrical characteristics (continued) Parameter Test condition Min. Typ. Max. Unit - - 20 ns thcld SI input hold time SI data hold after SCLK change H/L tsclcl SCLK low before CSB high - 150 - - ns thclch SCLK high after CSB high - 15, - - ns tpchdz CSB L/H to output data float - - - 100 ns tReset Minimum Reset time Reset = Low - - - 160 ns Table 6. Outputs Control Description Figure 3. Value SI-bit 0 1 Output on off Output control register structure -3" 1 ,3" 1 1 1 1 1 1 1 #ONTROL BIT OUTPUT #ONTROL BIT OUTPUT #ONTROL BIT OUTPUT #ONTROL BIT OUT PUT #ONTROL BIT OUTPUT #ONTROL BIT OUTPUT #ONTROL BIT OUT PUT #ONTROL BIT OUTPUT '!0'03 Doc ID 7791 Rev 5 11/19 Electrical specifications 2.4 L9823 Power outputs characteristics for flyback current, outputs short circuit protection and diagnostics For output currents flowing into the circuit the output voltages are limited. The typical value of this voltage is 50V. This function allows that the flyback current of a inductive load recirculates into the circuit; the flyback energy is absorbed in the chip. Output short circuit protection SFPD = Low (dedicated for loads without inrush current): when the output current exceeds the short circuit threshold, the corresponding output overload latch is set after a delay time tdly SCB and the output is switched off. The delay timer is started after each rise of CSB and valid datas are transferred to the output control register. If the short takes place after the delay time has elapsed the shutdown is immediate (within 15 s). Output short circuit protection SFPD = High (dedicated for loads with inrush current, as lamps): when the load current would exceed the short circuit limit value, the corresponding output goes in a current regulation mode. The output current is determined by the output characteristics and the output voltage depends on the load resistance. In this mode high power is dissipated in the output transistor and its temperature increases rapidly. When the power transistor temperature exceeds the thermal shutdown threshold, the overload latch is set and the corresponding output switched off. For the load diagnostic in output off condition each output features a diagnostic current sink, of typ 60 A. 12/19 Doc ID 7791 Rev 5 L9823 Functional description 3 Functional description 3.1 General The L9823 integrated circuit features 8 power low-side-driver outputs. Data is transmitted to the device using the Serial Peripheral Interface = SPI protocol. The power outputs features voltage clamping function for flyback current recirculation and are protected against short circuit to Vbat. The diagnostics recognizes two outputs fault conditions: 1) overcurrent and thermal overload in switch-ON condition and 2) open load or short to GND in switch-OFF condition for all outputs. The outputs status can be read out via the serial interface. The chip internal Reset is a OR function of the external Reset signal and internally generated undervoltage Reset signal. 3.2 Output stages control Each output is controlled with its latch and with a common Reset line, which enables all outputs. The control data are transmitted via the SI input, the timing of the serial interface is shown in Figure 4. The device is selected with low CSB signal and the input data are transferred into the 8 bit shift register at every falling SCLK edge. The rising edge of the CSB latches the new data from the shift register to the drivers. Figure 4. Timing of the serial interface #3" TSCLCH THCLCL TCLH TCLL TSCLCL THCLCH 3#,+ TCSDV 3/ TPCLD TPCHDZ NOT DEFINED TSCLD 3) $ $ THCLD $ $ $ '!0'03 The SPI register data are transferred to the output latch at rising CSB edge. The digital filter between CSB and the output latch ensures that the data are transferred only after 8 SCLK cycles or multiple of 8 SCLK cycles since the last CSB falling edge. The CSB changes only at low SCLK. Doc ID 7791 Rev 5 13/19 Functional description 3.3 L9823 Diagnostics The output voltage at all outputs is compared with the diagnostic threshold, typ 0,55 * VDD = VDG. Table 7. Diagnostic for outputs Output Output voltage Status bit Output mode off > DG-threshold high correct operation off < DG-threshold low fault condition 2) on < DG-threshold low correct operation on > DG-threshold high fault condition 1) Fault condition 1 Output short circuit to Vbat: - For SFPD = Low the output was switched on and the voltage at the output exceeded the diagnostics threshold due to overcurrent, the output overload latch was set and the output has been switched off. The diagnostic bit is high. - For SFPD = high the output was switched on and the voltage at the output exceeds the diagnostics threshold. The output operates in current regulation mode or has been switched off due to thermal shutdown. The status bit is high. Fault condition 2 Open load or output short circuit to GND: - The output is switched off and the voltage at the output drops below the diagnostics threshold, because the load current is lower than the output diagnostic current source, the load is interrupted. The diagnostic bit is low. - At the falling edge of CSB the output status data are transferred to the shift register. When SCB is low, data bits contained in the shift register are transferred to SO output at every rising SCLK edge. Figure 5. Pulse diagram to read the outputs status register #3" 3#,+ 3) 3/ -3" -3" ,3" ,3" '!0'03 14/19 Doc ID 7791 Rev 5 L9823 Functional description Figure 6. Structure of the outputs status register 06% /6% 'LDJ 'LDJ 'LDJ 'LDJ 'LDJ 'LDJ 'LDJ 'LDJ 'LDJQRVWLFELWRXWSXW 'LDJQRVWLFELWRXWSXW 'LDJQRVWLFELWRXWSXW 'LDJQRVWLFELWRXWSXW 'LDJQRVWLFELWRXWSXW 'LDJQRVWLFELWRXWSXW 'LDJQRVWLFELWRXWSXW 'LDJQRVWLFELWRXWSXW '!0'03 Doc ID 7791 Rev 5 15/19 Applications information 4 L9823 Applications information The typical application diagram for parallel Input SPI control is shown in Figure 7. Figure 7. Typical application circuit diagram for the L9823 circuit. 6$$ 6/,4 !'% 2%'5,!4 /2 6$$ 3&0$ /54 /, 6$' )/, 3) /UTPUT ,ATCH 3#,+ 3HIFT 2EGISTER 30) )NTERFACE #3" 3/ 1 1 1 1 1 1 1 1 2ESET 2ESET 3#,+ 3) 5NDERVOLTAGE 2%3%4 3/ 0 #3" 1 'ATE #ONTROL )3#" /4 /VER 4E MPERATURE $ETECT $IAG $IAG 1 $IAG $IAG $IAG 1 $IAG $IAG $IAG $IAG 1 $IAG $IAG $IAG 1 $IAG 2ESET 6"!4 2ESET #( #( #( #( #( 1 $IAG #( 1 $IAG #( 1 $IAG #( , /54 /54 /54 /54 /54 /54 /54 2 , LOADS '.$ , '!0'03 For higher current driving capability more outputs of the same kind can be paralleled. In this case the maximum flyback energy should not exceed the limit value for single output. The immunity of the circuit with respect to the transients at the output is verified during the characterization for Test Pulses 1, 2 and 3a, 3b, DIN40839 or ISO7637 part 3. The Test Pulses are coupled to the outputs with 200pF series capacitor. The correct function of the circuit with the Test Pulses coupled to the outputs is verified during the characterization for the typical application with R = 16 to 200, L= 0 to 600mH loads. All outputs withstand test pulses without damage. 16/19 Doc ID 7791 Rev 5 L9823 5 Package information Package information In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK(R) packages, depending on their level of environmental compliance. ECOPACK(R) specifications, grade definitions and product status are available at: www.st.com. ECOPACK(R) is an ST trademark. Figure 8. SO24 mechanical data and package dimensions MM INCH $)- -). 490 -!8 -). 490 -!8 ! ! " # $ % E H , DDD 7EIGHT GR ( K /54,).% !.$ -%#(!.)#!, $!4! MIN MAX h$v DIMENSION DOES NOT INCLUDE MOLD FLASH PROTUSIONS OR GATE BURRS -OLD FLASH PROTUSIONS OR GATE BURRS SHALL NOT EXCEED MM PER SIDE 3/ # '!0'03 Doc ID 7791 Rev 5 17/19 Revision history 6 L9823 Revision history Table 8. 18/19 Document revision history Date Revision Changes 16-Apr-2003 4 Initial release. 13-Apr-2011 5 Document reformatted. Added new order code in Table 1: Device summary on page 1. Doc ID 7791 Rev 5 L9823 Please Read Carefully: Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice. All ST products are sold pursuant to ST's terms and conditions of sale. Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein. UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK. Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST. ST and the ST logo are trademarks or registered trademarks of ST in various countries. Information in this document supersedes and replaces all information previously supplied. The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners. (c) 2011 STMicroelectronics - All rights reserved STMicroelectronics group of companies Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America www.st.com Doc ID 7791 Rev 5 19/19