# Micrel Semiconductor 1997 Databook 

| 1 | General Information |
| ---: | ---: | ---: |
| 2 | Computer Peripherals |

## © 1997 Micrel, Inc.

The information furnished by Micrel, Incorporated, in this publication is believed to be accurate and reliable. However, no responsibility is assumed by Micrel for its use, nor any infringements of patents or other rights of third parties resulting from its use.

No license is granted by implication or otherwise under any patent or patent rights of Micrel, Inc.
Micrel reserves the right to change circuitry and specifications at any time without prior notice.
EZAnalog and the EZAnalog design, IttyBitty, Micrel and the M design, MM8 and Micrel Mini 8, Super Beta PNP, Super LDO, and TinyFET are trademarks of Micrel Inc.

Some products in this book are protected by one or more of the following patents:
$4,914,546 ; 4,951,101 ; 4,979,001 ; 5,034,346 ; 5,045,966 ; 5,047,820 ; 5,254,486 ; 5,355,008 ; 5,430,403 ; 5,589,702 ; 5,617,017$.

## Life Support Applications Policy

Micrel products are not authorized for use as critical components in life support devices or systems without the express written approval of the president of Micrel, Inc.
As used herein:
I. Life support devices or systems are devices or systems which (A) are intended for surgical implant into the body or (B) support or sustain life; and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
II. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.
Numeric Index ..... viii
IttyBitty ${ }^{\text {TM }}$ and TinyFET™ Part Identification Index ..... xii
SMD (Standard Military Drawing) Number Index ..... xiii
Section 1: General Information
Corporate Commitment ..... 1-2
Corporate History ..... 1-3
Part Identification ..... 1-4
Part Number Cross Reference ..... 1-6
Quality/Reliability Program ..... 1-10
Section 2: Computer Peripherals
PCMCIA Power Control Selection Guide ..... 2-2
MIC2557 PCMCIA Card Socket Vpp Switching Matrix ..... 2-4
MIC2558 PCMCIA Dual Card Socket V ..... 2-10
MIC2559 PCMCIA Dual Card Socket VPp Switching Matrix ..... 2-16
MIC2560 PCMCIA Card Socket $\mathrm{V}_{\mathrm{CC}}$ \& $\mathrm{V}_{\text {PP }}$ Switching Matrix ..... 2-22
MIC2561 PCMCIA Card Socket $\mathrm{V}_{\mathrm{CC}}$ \& $\mathrm{V}_{\mathrm{PP}}$ Switching Matrix ..... 2-30
MIC2562A PCMCIA/CardBus Socket Power Controller ..... 2-38
MIC2563A Dual-Slot PCMCIA/CardBus Power Controller ..... 2-47
MIC2564 Dual Serial PCMCIA/CardBus Power Controller ..... 2-57
MIC5204 SCSI-II Active Terminator ..... 2-59
Application Note 8: Interfacing the MIC2557/8 to PCMCIA Controllers ..... 2-63
Application Note 11: Interfacing PC Card Power Controllers to Controllers ..... 2-70
Application Hint 15: A High Current $\mathrm{V}_{\mathrm{CC}}$ Switching Matrix ..... 2-80

[^0]
## Table of Contents

## Section 3: Low-Dropout Linear Voltage Regulators

Low-Dropout Regulator Selection Guide ..... 3-2
MIC2920A/29201/29202/29204 400mA Low-Dropout Voltage Regulator ..... 3-9
MIC2937A/29371/29372 750mA Low-Dropout Voltage Regulator ..... 3-18
MIC2940A/2941A 1.25A Low-Dropout Voltage Regulator ..... 3-27
LP2950/2951 100mA Low-Dropout Voltage Regulator ..... 3-35
MIC2950/2951 150mA Low-Dropout Voltage Regulator ..... 3-49
MIC2954 250mA Low-Dropout Voltage Regulator ..... 3-63
MIC29150/29300/29500/29750 High-Current Low-Dropout Voltage Regulators ..... 3-73
MIC29310/29312 3A Fast-Response LDO Regulator ..... 3-88
MIC29510/29512 5A Fast-Response LDO Regulator ..... 3-96
MIC29710/29712 7.5A Fast-Response LDO Regulator ..... 3-104
MIC5156/5157/5158 Super LDO™ Regulator Controller ..... 3-112
MIC5200 100mA Low-Dropout Voltage Regulator ..... 3-123
MIC5201 200mA Low-Dropout Voltage Regulator ..... 3-129
MIC5202 Dual 100mA Low-Dropout Voltage Regulator. ..... 3-135
MIC5203 80mA Low-Dropout Voltage Regulator ..... 3-141
MIC5205 150mA Low-Noise LDO Voltage Regulator ..... 3-147
MIC5206 150mA Low-Noise LDO Voltage Regulator ..... 3-154
MIC5207 180mA Low-Noise LDO Voltage Regulator ..... 3-161
MIC5208 Dual 50mA Low-Dropout Voltage Regulator ..... 3-168
MIC5230 10mA Microcurrent Voltage Regulator ..... 3-174
Application Note 9: Design Considerations for 5V to 3.3V Pass Regulators ..... 3-179
Application Note 16: Improving Adjustable Regulator Accuracy ..... 3-183
Application Hint 7: Using Low-Current LDO Regulators ..... 3-187
Application Hint 17: Designing P.C. Board Heat Sinks ..... 3-189
Application Hint 18: Powering the InteIDX4 ${ }^{\text {TM }}$ Processor ..... 3-191
Application Hint 19: Powering IBM Blue Lightning ${ }^{\text {TM }}$ Microprocessors ..... 3-193
Application Hint 20: Introduction to the Super LDO™ Regulator ..... 3-195
Application Hint 21: Sense Resistors for the Super LDOTM Regulator ..... 3-197
Application Hint 23: Powering AMD ${ }^{\text {TM }}$ Microprocessors ..... 3-198
Application Hint 25: Minimum Size Copper Sense Resistors ..... 3-200
Application Hint 27: Slowing Voltage Regulator Turn-On ..... 3-202
Application Hint 28: 0 V to 25 V Adjustable Regulator ..... 3-205
Application Hint 29: Protecting Super LDO™ Regulator MOSFETs ..... 3-206

[^1]
## Table of Contents

Section 4: Switch-Mode Voltage Regulators
Switch-Mode Regulator Selection Guide ..... 4-2
MIC2171 100kHz 2.5A Switching Regulator ..... 4-3
MIC2172/3172 100kHz 1.25A Switching Regulators ..... 4-13
MIC2177 2.5A Synchronous Buck Regulator ..... 4-29
MIC2178 2.5A Synchronous Buck Converter ..... 4-39
MIC2179 2A Synchronous Buck Converter ..... 4-52
MIC2570 Two-Cell Switching Regulator ..... 4-62
MIC2571 Single-Cell Switching Regulator ..... 4-76
LM2574 52kHz Simple 0.5A Buck Voltage Regulator ..... 4-87
MIC4574 200kHz Simple 0.5A Buck Voltage Regulator ..... 4-92
LM2575 52kHz Simple 1A Buck Voltage Regulator ..... 4-99
MIC4575 200kHz Simple 1A Buck Voltage Regulator ..... 4-106
LM2576 52kHz Simple 3A Buck Voltage Regulator ..... 4-120
MIC4576 200kHz Simple 3A Buck Voltage Regulator ..... 4-128
MIC3832/3833 Current-Fed PWM Controllers ..... 4-135
MIC38C/HC42/43/44/45 BiCMOS Current-Mode PWM Controller ..... 4-145
Design Solution 1: 200kHz Switching Regulator Reduces Board Space ..... 4-153
Application Note 13: 52kHz LM2574/5/6 Family Design Guide ..... 4-155
Application Note 14: 200kHz MIC4574/5/6 Family Design Guide ..... 4-159
Application Note 15: Practical Switching Regulator Circuits ..... 4-163
Application Hint 11: 500 kHz 30W Off-Line Switching Power Supply ..... 4-191
Application Hint 12: Designing with the MIC3832/3833 ..... 4-193
Application Hint 14: Current-Fed Push-Pull SMPS using the MIC3833 ..... 4-197
Section 5: MOSFET Drivers
MOSFET Driver Selection Guide ..... 5-2
MIC426/427/428 Dual 1.5A-Peak Low-Side MOSFET Driver ..... 5-9
MIC1426/1427/1428 Dual 1.2A-Peak Low-Side MOSFET Driver ..... 5-17
MIC4416/4417 IttyBitty ${ }^{\text {TM }}$ Low-Side MOSFET Driver ..... 5-23
MIC4420/4429/429 6A-Peak Low-Side MOSFET Driver ..... 5-32
MIC4421/4422 9A-Peak Low-Side MOSFET Driver ..... 5-42
MIC4423/4424/4425 Dual 3A-Peak Low-Side MOSFET Driver ..... 5-52
MIC4426/4427/4428 Dual 1.5A-Peak Low-Side MOSFET Driver ..... 5-63
MIC4451/4452 12A-Peak Low-Side MOSFET Driver ..... 5-70
MIC4467/4468/4469 Quad 1.2A-Peak Low-Side MOSFET Driver ..... 5-80
MIC5010 Full-Featured High- or Low-Side MOSFET Driver ..... 5-87
MIC5011 Minimum Parts High- or Low-Side MOSFET Driver ..... 5-103
MIC5012 Dual High- or Low-Side MOSFET Driver ..... 5-114
MIC5013 Protected High- or Low-Side MOSFET Driver ..... 5-123
MIC5014/5015 Low-Cost High- or Low-Side MOSFET Driver ..... 5-137
MIC5016/5017 Low-Cost Dual High- or Low-Side MOSFET Driver ..... 5-146
MIC5018 IttyBittyTM High-Side MOSFET Driver ..... 5-155
MIC5020 Current-Sensing Low-Side MOSFET Driver ..... 5-162
MIC5021 High-Speed High-Side MOSFET Driver ..... 5-169
MIC5022 Half-Bridge MOSFET Driver ..... 5-178
MIC5031 High-Speed High-Side MOSFET Driver ..... 5-187

[^2]
## Table of Contents

Application Note 1: MIC5011 Design Techniques ..... 5-193
Application Note 3: Driving Halogen Lamps ..... 5-197
Application Note 4: Using the MIC5010 Family in Automobile Alarm Systems ..... 5-202
Application Note 5: Solid State Circuit Breakers ..... 5-206
Application Hint 5: Logic Controlled Power Switch ..... 5-213
Application Hint 9: Low Voltage Operation of the MIC5014 Family ..... 5-216
Section 6: Switches and Transistors
Integrated Switch Selection Guide ..... 6-2
Transistor Selection Guide ..... 6-3
MIC2505/2506 2A / Dual 1A / Integrated High-Side Switches ..... 6-4
MIC2507 Quad Integrated High-Side Switch ..... 6-11
MIC2514 IttyBitty ${ }^{\text {TM }}$ Integrated High-Side Switch ..... 6-18
MIC2525 USB High-Side Power Switch ..... 6-23
MIC2526 Dual USB High-Side Power Switch ..... 6-28
MIC2803/2804 Darlington Array ..... 6-34
MIC94001 P-Channel MOSFET ..... 6-37
MIC94002 Dual P-Channel MOSFET ..... 6-39
MIC94030/94031 TinyFET™ P-Channel MOSFET ..... 6-41
Section 7: Latched Drivers
Latched Driver Selection Guide ..... 7-2
MIC4807 80V 8-Channel Addressable Low-Side Driver ..... 7-3
MIC5800/5801 4/8-Bit Parallel-Input Latched Drivers ..... 7-11
MIC58P01 8-Bit Parallel-Input Protected Latched Driver ..... 7-17
MIC5810 10-Bit Serial-Input Latched Driver ..... 7-22
MIC5812 20-Bit Serial-Input Latched Driver ..... 7-27
MIC5818 32-Bit Serial-Input Latched Driver ..... 7-32
MIC5821/5822 8-Bit Serial-Input Latched Drivers ..... 7-37
MIC5841/5842 8-Bit Serial-Input Latched Drivers ..... 7-42
MIC58P42 8-Bit Serial-Input Protected Latched Driver ..... 7-49
MIC5891 8-Bit Serial-Input Latched Source Driver ..... 7-54
MIC59P50 8-Bit Parallel-Input Protected Latched Driver ..... 7-58
MIC59P60 8-Bit Serial-Input Protected Latched Driver ..... 7-63
Application Note 2: MIC4807 Display Dimmer ..... 7-70

[^3]
## Table of Contents

Section 8: Display Drivers
Display Driver Selection Guide ..... 8-2
MIC50395/50396/50397 Six Decade Counter/Display Decoder ..... 8-4
MIC50398/50399 Six Decade Counter/Display Decoder ..... 8-10
MIC8030 High-Voltage Display Driver ..... 8-16
MIC10937/10957 V.F. Alphanumeric Display Controller* ..... 8-21
MIC10938/10939 V.F. Dot Matrix Display Controller* ..... 8-22
MIC10939/10942/10943 V.F. Dot Matrix Display Controller* ..... 8-23
MIC10941/10939 V.F. Alphanumeric and Bargraph Display Controller* ..... 8-24
MIC10951 V.F. Bargraph and Numeric Display Controller* ..... 8-25
MM5450/5451 LED Display Driver ..... 8-26
Application Note 7: Six Decade Counter/Display Totalizer ..... 8-33
Application Hint 2: MIC8030/MIC8031 Application Hints ..... 8-39
Section 9: Operational Amplifiers and Comparators
MIC6211 IttyBitty ${ }^{\text {TM }}$ Operational Amplifier ..... 9-2
MIC6251/6252 IttyBitty ${ }^{\text {TM }}$ Instrumentation Amplifiers ..... 9-8
MIC6270 IttyBitty ${ }^{\text {TM }}$ Comparator ..... 9-13
Section 10: General Purpose Products
General Purpose Products Selection Guide ..... 10-2
MIC1555/1557 IttyBittyTM RC Timer / Oscillator ..... 10-3
MIC2660 IttyBitty ${ }^{\text {TM }}$ Charge Pump ..... 10-11
LM4040/4041 Precision Micropower Shunt Voltage Reference ..... 10-16
Section 11: Semicustom, Custom, and Foundry
MPD8020 CMOS/DMOS Semicustom High-Voltage Array* ..... 11-2
MPD8021 EZAnalogTM Semicustom High-Voltage Array* ..... 11-4
Foundry Process Selection Guide ..... 11-6
Section 12: Package Information
Packaging for Automatic Handling ..... 12-3
Mounting Information ..... 12-6
Package Dimensions ..... 12-7
Section 13: Worldwide Sales Offices
Micrel Offices ..... 13-1
U.S. Sales Representatives ..... 13-2
U.S. Distributors ..... 13-4
International Sales Representatives and Distributors ..... 13-7

[^4]
## Numeric Index

MIC10937 V.F. Alphanumeric Display Controller* ..... 8-21
MIC10938 V.F. Dot Matrix Display Controller* ..... 8-22
MIC10939 V.F. Dot Matrix Display Controller* ..... 8-22
MIC10939 V.F. Dot Matrix Display Controller* ..... 8-23
MIC10939 V.F. Alphanumeric and Bargraph Display Controller* ..... 8-24
MIC10941 V.F. Alphanumeric and Bargraph Display Controller* ..... 8-24
MIC10942 V.F. Dot Matrix Display Controller* ..... 8-23
MIC10943 V.F. Dot Matrix Display Controller* ..... 8-23
MIC10951 V.F. Bargraph and Numeric Display Controller* ..... 8-25
MIC10957 V.F. Alphanumeric Display Controller* ..... 8-21
MIC1426 Dual 1.2A-Peak Low-Side MOSFET Driver ..... 5-17
MIC1427 Dual 1.2A-Peak Low-Side MOSFET Driver ..... 5-17
MIC1428 Dual 1.2A-Peak Low-Side MOSFET Driver ..... 5-17
MIC1555 IttyBitty ${ }^{\text {TM }}$ RC Timer ..... 10-3
MIC1557 IttyBitty ${ }^{\text {TM }}$ RC Oscillator ..... 10-3
MIC2171 100kHz 2.5A Switching Regulator ..... 4-3
MIC2172 100kHz 1.25A Switching Regulator ..... 4-3
MIC2177 2.5A Synchronous Buck Regulator ..... 4-29
MIC2178 2.5A Synchronous Buck Regulator ..... 4-39
MIC2179 1.5A Synchronous Buck Regulator ..... 4-52
MIC2505 Single 2A Integrated High-Side Switch ..... 6-4
MIC2506 Dual 1A Integrated High-Side Switch ..... 6-4
MIC2507 Quad Integrated High-Side Switch ..... 6-11
MIC2514 Integrated High-Side Switch ..... 6-18
MIC2525 USB High-Side Power Switch ..... 6-23
MIC2526 Dual USB High-Side Power Switch ..... 6-28
MIC2557 PCMCIA Card Socket $\mathrm{V}_{\text {Pp }}$ Switching Matrix ..... 2-4
MIC2558 PCMCIA Dual Card Socket V ${ }_{\text {PP }}$ Switching Matrix ..... 2-10
MIC2559 PCMCIA Dual Card Socket VPp Switching Matrix ..... 2-16
MIC2560 PCMCIA Card Socket $\mathrm{V}_{\mathrm{CC}}$ \& $\mathrm{V}_{\text {PP }}$ Switching Matrix ..... 2-22
MIC2561 PCMCIA Card Socket $V_{C C}$ \& $V_{P P}$ Switching Matrix ..... 2-30
MIC2562A PCMCIA/CardBus Socket Power Controller ..... 2-38
MIC2563A Dual Slot PCMCIA/CardBus Power Controller ..... 2-47
MIC2564 Dual Serial PCMCIA/CardBus Power Controller ..... 2-57
MIC2570 Two-Cell Switching Regulator ..... 4-62
MIC2571 Single-Cell Switching Regulator ..... 4-76
LM2574 52kHz Simple 0.5A Buck Voltage Regulator ..... 4-87
LM2575 52kHz Simple 1A Buck Voltage Regulator ..... 4-99
LM2576 52kHz Simple 3A Buck Voltage Regulator ..... 4-120
MIC2660 IttyBitty ${ }^{\text {TM }}$ Charge Pump ..... 10-11
MIC2803 High-Voltage High-Current Darlington Array ..... 6-34
MIC2804 High-Voltage High-Current Darlington Array ..... 6-34

[^5]
## Numeric Index

MIC29150 1.5A Low-Dropout Voltage Regulators ..... 3-73
MIC29151 1.5A Low-Dropout Voltage Regulators ..... 3-73
MIC29152 1.5A Low-Dropout Voltage Regulators ..... 3-73
MIC29153 1.5A Low-Dropout Voltage Regulators ..... 3-73
MIC2920A 400mA Low-Dropout Voltage Regulator ..... 3-9
MIC29201 400mA Low-Dropout Voltage Regulator ..... 3-9
MIC29202 400mA Low-Dropout Voltage Regulator ..... 3-9
MIC29204 400mA Low-Dropout Voltage Regulator ..... 3-9
MIC29300 3A Low-Dropout Voltage Regulator ..... 3-73
MIC29301 3A Low-Dropout Voltage Regulator ..... 3-73
MIC29302 3A Low-Dropout Voltage Regulator ..... 3-73
MIC29303 3A Low-Dropout Voltage Regulator ..... 3-73
MIC29310 3A Fast-Response LDO Regulator ..... 3-88
MIC29312 3A Fast-Response LDO Regulator ..... 3-88
MIC2937A 750mA Low-Dropout Voltage Regulator ..... 3-18
MIC29371 750mA Low-Dropout Voltage Regulator ..... 3-18
MIC29372 750mA Low-Dropout Voltage Regulator ..... 3-18
MIC2940A 1.25A Low-Dropout Voltage Regulator ..... 3-27
MIC2941A 1.25A Low-Dropout Voltage Regulator ..... 3-27
LP2950 100mA Low-Dropout Voltage Regulator ..... 3-35
MIC2950 150mA Low-Dropout Voltage Regulator ..... 3-49
MIC29500 5A Low-Dropout Voltage Regulator ..... 3-73
MIC29501 5A Low-Dropout Voltage Regulator ..... 3-73
MIC29502 5A Low-Dropout Voltage Regulator ..... 3-73
MIC29503 5A Low-Dropout Voltage Regulator ..... 3-73
LP2951 100mA Low-Dropout Voltage Regulator ..... 3-35
MIC2951 150mA Low-Dropout Voltage Regulator ..... 3-49
MIC29510 5A Fast-Response LDO Regulator ..... 3-96
MIC29512 5A Fast-Response LDO Regulator ..... 3-96
MIC2954 250mA Low-Dropout Voltage Regulator ..... 3-63
MIC29710 7.5A Fast-Response LDO Regulator ..... 3-104
MIC29712 7.5A Fast-Response LDO Regulator ..... 3-104
MIC29750 7.5A Low-Dropout Voltage Regulator ..... 3-73
MIC29751 7.5A Low-Dropout Voltage Regulator ..... 3-73
MIC29752 7.5A Low-Dropout Voltage Regulator ..... 3-73
MIC3172 100kHz 1.25A Switching Regulators ..... 4-13
MIC3832 Current-Fed PWM Controllers ..... 4-135
MIC3833 Current-Fed PWM Controllers ..... 4-135
MIC38C42 BiCMOS Current-Mode PWM Controller ..... 4-145
MIC38C43 BiCMOS Current-Mode PWM Controller ..... 4-145
MIC38C44 BiCMOS Current-Mode PWM Controller ..... 4-145
MIC38C45 BiCMOS Current-Mode PWM Controller ..... 4-145
MIC38HC42 BiCMOS Current-Mode PWM Controller ..... 4-145
MIC38HC43 BiCMOS Current-Mode PWM Controller ..... 4-145
MIC38HC44 BiCMOS Current-Mode PWM Controller ..... 4-145
MIC38HC45 BiCMOS Current-Mode PWM Controller ..... 4-145

[^6]
## Numeric Index

LM4040 Precision Micropower Shunt Voltage Reference ..... 10-16
LM4041 Precision Micropower Shunt Voltage Reference ..... 10-16
MIC426 Dual 1.5A-Peak Low-Side MOSFET Driver ..... 5-9
MIC427† Dual 1.5A-Peak Low-Side MOSFET Driver ..... 5-9
MIC428 ${ }^{\dagger}$ Dual 1.5A-Peak Low-Side MOSFET Driver ..... 5-9
MIC429 ${ }^{\dagger}$ 6A-Peak Low-Side MOSFET Driver ..... 5-9
MIC4416 IttyBitty ${ }^{\text {TM }}$ Low-Side MOSFET Driver ..... 5-23
MIC4417 IttyBitty ${ }^{\text {™ }}$ Low-Side MOSFET Driver ..... 5-23
MIC4420 6A-Peak Low-Side MOSFET Driver ..... 5-32
MIC4421 9A-Peak Low-Side MOSFET Driver ..... 5-42
MIC4422 9A-Peak Low-Side MOSFET Driver ..... 5-42
MIC4423 Dual 3A-Peak Low-Side MOSFET Driver ..... 5-52
MIC4424 Dual 3A-Peak Low-Side MOSFET Driver ..... 5-52
MIC4425 Dual 3A-Peak Low-Side MOSFET Driver ..... 5-52
MIC4426 Dual 1.5A-Peak Low-Side MOSFET Driver ..... 5-63
MIC4427 Dual 1.5A-Peak Low-Side MOSFET Driver ..... 5-63
MIC4428 Dual 1.5A-Peak Low-Side MOSFET Driver ..... 5-63
MIC4429 6A-Peak Low-Side MOSFET Driver ..... 5-32
MIC4451 12A-Peak Low-Side MOSFET Driver ..... 5-70
MIC4452 12A-Peak Low-Side MOSFET Driver ..... 5-70
MIC4467 Quad 1.2A-Peak Low-Side MOSFET Driver ..... 5-80
MIC4468 Quad 1.2A-Peak Low-Side MOSFET Driver ..... 5-80
MIC4469 Quad 1.2A-Peak Low-Side MOSFET Driver ..... 5-80
MIC4574 200kHz Simple 0.5A Buck Voltage Regulator ..... 4-92
MIC4575 200kHz Simple 1A Buck Voltage Regulator ..... 4-106
MIC4576 200kHz Simple 3A Buck Voltage Regulator ..... 4-128
MIC4807 80V 8-Channel Addressable Low-Side Driver ..... 7-3
MIC5010 Full-Featured High- or Low-Side MOSFET Driver ..... 5-87
MIC5011 Minimum Parts High- or Low-Side MOSFET Driver ..... 5-103
MIC5012 Dual High- or Low-Side MOSFET Driver ..... 5-114
MIC5013 Protected High- or Low-Side MOSFET Driver ..... 5-123
MIC5014 Low-Cost High- or Low-Side MOSFET Driver ..... 5-137
MIC5015 Low-Cost High- or Low-Side MOSFET Driver ..... 5-137
MIC5016 Low-Cost Dual High- or Low-Side MOSFET Driver ..... 5-146
MIC5017 Low-Cost Dual High- or Low-Side MOSFET Driver ..... 5-146
MIC5018 IttyBitty ${ }^{\text {M }}$ High-Side MOSFET Driver ..... 5-155
MIC5020 Current-Sensing Low-Side MOSFET Driver ..... 5-162
MIC5021 High-Speed High-Side MOSFET Driver ..... 5-169
MIC5022 Half-Bridge MOSFET Driver ..... 5-178
MIC5031 High-Speed High-Side MOSFET Driver ..... 5-187
MIC50395 Six Decoder Counter/Display Decoder ..... 8-4
MIC50396 Six Decoder Counter/Display Decoder ..... 8-4
MIC50397 Six Decoder Counter/Display Decoder ..... 8-4
MIC50398 Six Decade Counter/Display Decoder ..... 8-10
MIC50399 Six Decade Counter/Display Decoder ..... 8-10

[^7]
## Numeric Index

MIC5156 Super LDO™ Regulator Controller ..... 3-112
MIC5157 Super LDOTM Regulator Controller ..... 3-112
MIC5158 Super LDOTM Regulator Controller ..... 3-112
MIC5200 100mA Low-Dropout Voltage Regulator ..... 3-123
MIC5201 200mA Low-Dropout Voltage Regulator ..... 3-129
MIC5202 Dual 100mA Low-Dropout Voltage Regulator ..... 3-135
MIC5203 80mA Low-Dropout Voltage Regulator ..... 3-141
MIC5204 SCSI-II Active Terminator ..... 2-59
MIC5205 150mA Low-Noise LDO Voltage Regulator ..... 3-147
MIC5206 150mA Low-Noise LDO Voltage Regulator ..... 3-154
MIC5207 180mA Low-Noise LDO Voltage Regulator ..... 3-161
MIC5208 Dual 50mA LDO Voltage Regulator ..... 3-168
MIC5230 10mA Microcurrent Voltage Regulator ..... 3-174
MM5450 LED Display Driver ..... 9-26
MM5451 LED Display Driver ..... 9-26
MIC5800 4-Bit Parallel-Input Latched Driver ..... 7-11
MIC5801 8-Bit Parallel-Input Latched Driver ..... 7-11
MIC58P01 8-Bit Parallel-Input Protected Latched Driver ..... 7-17
MIC5810 10-Bit Serial-Input Latched Driver ..... 7-22
MIC5812 20-Bit Serial-Input Latched Driver ..... 7-27
MIC5818 32-Bit Serial-Input Latched Driver ..... 7-32
MIC5821 8-Bit Serial-Input Latched Drivers ..... 7-37
MIC5822 8-Bit Serial-Input Latched Drivers ..... 7-37
MIC5841 8-Bit Serial-Input Latched Drivers ..... 7-42
MIC5842 8-Bit Serial-Input Latched Drivers ..... 7-42
MIC58P42 8-Bit Serial-Input Protected Latched Driver ..... 7-49
MIC5891 8-Bit Serial-Input Latched Source Driver ..... 7-54
MIC59P50 8-Bit Parallel-Input Protected Latched Driver ..... 7-58
MIC59P60 8-Bit Serial-Input Protected Latched Driver ..... 7-63
MIC6211 IttyBitty ${ }^{\text {TM }}$ Operational Amplifier ..... 9-2
MIC6251/6252 IttyBitty ${ }^{\text {TM }}$ Instrumentation Amplifer ..... 9-8
MIC6270 IttyBitty ${ }^{\text {TM }}$ Comparator ..... 9-13
MPD8020 Semicustom High-Voltage Array* ..... 11-2
MPD8021 M-EZAnalog ${ }^{\text {TM }}$ Semicustom High-Voltage Power Array* ..... 11-4
MIC8030 High-Voltage Display Driver ..... 8-16
MIC94001 P-Channel MOSFET ..... 6-37
MIC94002 Dual P-Channel MOSFET ..... 6-39
MIC94030 TinyFET™ P-Channel MOSFET ..... 6-41
MIC94031 TinyFET™ P-Channel MOSFET ..... 6-41

[^8]
## Numeric Index

IttyBitty ${ }^{\text {TM }}$ and TinyFET ${ }^{\text {TM }}$ Part Identification Index
A11 MIC6211BM5 ..... 9-2
A51 MIC6251BM5 ..... 9-8
A52 MIC6252BM5 ..... 9-8
B10 MIC6270BM5 ..... 9-13
C10 MIC2660BM5 ..... 10-11
D10, ML10 $\ddagger$ MIC4416BM4 ..... 5-23
D11 MIC4417BM4 ..... 5-23
F10 MIC2514 ..... 6-18
H10, MH10 ${ }^{\ddagger}$ MIC5018BM4 ..... 5-155
LAxx MIC5203-x.xCM4 ..... 3-141
LBxx MIC5205BM5 ..... 3-147
LCxx MIC5230BM5 ..... 3-174
LDxx MIC5206BM5 ..... 3-155
LExx MIC5207BM5 ..... 3-162
P30 MIC94030BM4 ..... 6-41
P31 MIC94031BM4 ..... 6-41
Rxx LM4040xxM3/LM4041xxM3 ..... 10-16
T10 MIC1555BM5 ..... 10-3
T11 MIC1557BM5 ..... 10-3
$\ddagger$ early production identification

## Numeric Index

## SMD (Standard Military Drawing) Number Index

5962-8850301PA MIC426AJBQ ..... 5-9
5962-8850302PA MIC427AJBQ ..... 5-9
5962-8850303PA MIC428AJBQ ..... 5-9
5962-8850304PA MIC4423AJBQ ..... 5-53
5962-8850305PA MIC4424AJBQ ..... 5-53
5962-8850306PA MIC4425AJBQ ..... 5-53
5962-8850307PA MIC4426AJBQ ..... 5-64
5962-8850308PA MIC4427AJBQ ..... 5-64
5962-8850309PA MIC4428AJBQ ..... 5-64
5962-8764001WA MIC5801AJBQ ..... 7-11
5962-8764002CA MIC5800AJBQ ..... 7-11
5962-8764101EA MIC5822AJBQ ..... 7-37
5962-8877001HA MIC429AWBQ ..... 5-32
5962-8877001PA MIC429AJBQ ..... 5-32
5962-8877002HA MIC4429AWBQ ..... 5-32
5962-8877002PA MIC4429AJBQ ..... 5-32
5962-8877003HA MIC4420AWBQ ..... 5-32
5962-8877003PA MIC4420AJBQ ..... 5-32
5962-8877004HA MIC4451AWBQ ..... 5-70
5962-8877004PA MIC4451AJBQ ..... 5-70
5962-8877005HA MIC4452AWBQ ..... 5-70
5962-8877005PA MIC4452AJBQ ..... 5-70
5962-9313901MPA MIC5011AJBQ ..... 5-103
5962-9313902MCA MIC5012AJBQ ..... 5-114
5962-9459401MCA MIC4467AJBQ ..... 5-81
5962-9459402MCA MIC4468AJBQ ..... 5-81
5962-9459403MCA MIC4469AJBQ ..... 5-81

[^9]
## Table of Contents

## Section 1: General Information

Corporate Commitment ..... 1-2
Corporate History ..... 1-3
Part Identification ..... 1-4
Part Number Cross Reference ..... 1-6
Quality / Reliability Program ..... 1-10

## A CORPORATE COMMITMENT TO EXCELLENCE IN SUPPLYING HIGH-PERFORMANCE ANALOG POWER ICs

Micrel, Inc., founded in 1978, is the recognized leader in power-IC products. Our line of low-dropout voltage regulators, power MOSFET drivers and switches, and protected latched drivers is the most extensive in the industry. We have expanded our standard product offerings to include Universal Serial Bus products, operational amplifiers, comparators, and the industry's first semicustom high-voltage interface devices.

Our objective is to be the major supplier of high-performance analog power ICs to the personal computer, telecommunications, industrial controls, automotive, office automation, avionics, and military markets. Our rapidly expanding standard product line complements our long-standing semiconductor foundry capacities, our custom ICs, and our EZAnalog ${ }^{\text {TM }}$ semicustom ICs that are the most advanced high-voltage analog interface devices available today. These devices are easily designed using free design tools located on the Micrel Website. We also offer foundry and testing services to a wide variety of customers.

Advanced LDO regulators are another example of our technology leadership. They have the lowest dropout voltage of any high-current voltage regulators available in the industry. Our superb technology gives our customers the Micrel Advantage. Our class-10 wafer fabrication facility is second to none in the markets we serve and is now ISO 9001 certified.
"High-Performance Analog Power" is the combining of low-voltage linear and digital functions with high-voltage, high-current output devices. This action allows for the further integration of functions previously handled primarily by modules and hybrids. By combining these low-voltage and high-voltage functions on a single monolithic IC, we have dramatically improved both reliability and packaging density.

We at Micrel are proud of our success. We have established a standard of business performance envied by others in the industry. Micrel is dedicated to supporting and expanding high performance analog power semiconductor markets. Quality is our goal, in both production and customer service. Our company is also dedicated to service, and you have my personal commitment that Micrel will meet or exceed your strictest standard of excellence.

Micrel's unique process technologies have allowed us to produce a wide range of products for power-management applications. It is Micrel's focus and intention to provide our customers with as much functionality as exists in the industry, using the popular new small-outline packages. Our customers need and expect the best in performance and value, and we are here to deliver what they need.



Ray Zinn


President and Chief Executive Officer Micrel, Inc.

## Corporate History

## Introduction

Micrel Semiconductor designs, develops, and manufacturers high-performance analog power integrated circuits. Micrel currently ships over 700 standard products which are used in a wide variety of electronic products, including those in the communications, computer, and industrial markets. Micrel also manufactures custom analog and mixed-signal circuits, and provides wafer foundry services, for a widely diverse range of industries. Standard products are sold through a worldwide network of independent sales representative firms, independent distribution firms, and a direct sales force.

## Micrel History

Since its founding in 1978 as an independent test facility of integrated circuits, Micrel has maintained a reputation for excellence, quality and customer responsiveness that is second to none.
In 1981 Micrel acquired its first independent semiconductor processing facility. Initially focusing on custom and specialty fabrication for other IC manufacturers, Micrel eventually expanded to develop its own line of semicustom and stan-

dard-product Intelligent Power integrated circuits. In 1993, with the continued success of these ventures, a new 57,000 square feet facility was acquired. This new Class 10 facility has allowed Micrel to extend its process and foundry capabilities with a full complement of CMOS/DMOS/Bipolar/NMOS/ PMOS processes. Incorporating metal gate, silicon gate, dual metal, dual poly and features sizes down to 1.5 micron, Micrel is able to offer its customers unique design and fabrication tools.
The ability to combine high-speed/high-density digital, precision, high-performance analog, and high-voltage/high-power devices all on the same monolithic circuit opened new frontiers in semiconductor design. One early example of this
capability was the MPD8020 ASISTM (Applications Specific Integrated System). This semicustom Intelligent Power Array allows users to economically design a proprietary IC by specifying the final interconnect pattern of an array of lowvoltage analog and logic CMOS along with customized highvoltage PMOS and high-voltage DMOS power drivers.
As Micrel moved forward toward its goal of becoming an independent supplier of integrated circuits, it expanded its base by entering into agreements to second source products for some major manufacturers. Since then, Micrel has announced numerous proprietary lines of standard products including low-dropout regulators, MOSFET drivers, SMPS regulator and controller ICs, CardBus (PCMCIA card) power controller ICs, latched drivers, display drivers, and many others.

## Micrel Today and Beyond

Building on its strength as an innovator in process and test technology, Micrel has expanded and diversified its business by becoming a recognized leader in the high-performance analog power control and management markets.
A successful initial public offering, in December 1994, and ISO9001 compliance are just two additional steps in Micrel's long range strategy to become the preeminent supplier of high performance analog power management and control ICs. By staying close to the customer and the markets they serve, Micrel will remain focused on cost-effective standard product solutions for a changing world.

## High-Performance Analog Power ICs

- High Performance Precision voltages, high technology (Super Beta PNP ${ }^{\text {TM }}$ process, patented circuit techniques, etc.) combined with safety features-such as overcurrent, overvoltage, and overtemperature protection
- Analog Continuously varying outputs of voltage or current as opposed to digital on/off. Micrel also manufactures mixed-signal (analog plus digital) ICs which take advantage of the best of both.
- Power ICs High current and/or high voltage


## Market Segments

- Power supplies
- Battery-powered computers, cellular phones, and handheld instruments
- Industrial and display systems
- Desktop computers
- Aftermarket automotive
- Avionics
- Plus others


## Part Identification

## Packaged Devices

Micrel

only used when required
Temperature


A $=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$B=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
$\mathrm{C}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$


Qualification Option
H4 = Rad Hard, $1 \times 10^{4}$ rad (Si)
Q = Class B or S
Screening Option
(None) $=$ Industrial
B = Class B $\quad$ S = Class S

Package
$\mathbf{E}=$ Ceramic Quad
$\mathrm{J}=$ Ceramic DIP
L = Leadless Chip Carrier
M = 150 mil SOIC
M3 = SOT-23
M5 = SOT-23-5
MM = MSOP
M4 = SOT-143
Q = QFP
S = SOT-223
$\mathrm{N}=$ Plastic DIP
T = TO-220
W = Flat-Pack
WT = TO-247
$\mathbf{U}=\mathrm{TO}-263$
SM = SSOP
WM $=300$ mil Wide SOIC
$\mathbf{Y}=$ Dice
$\mathbf{Z}=\mathrm{TO}-92$

Die
(Minimum Order \$500)
Micrel
or Industry Standard Prefix
Special Processing
H: Radiation Wafer Lot Qualification
L: Backlapped
G: Backlapped and Gold Backed
HG: Rad Hard and Gold Backed
Quality
C: Commercial Visual $\left(0^{\circ} \mathrm{C} /+70^{\circ} \mathrm{C}\right.$ design temperature)
A: Class B Visual, per Mil-Std-883/2010
$\left(-55^{\circ} \mathrm{C} /+125^{\circ} \mathrm{C}\right.$ design temperature)
Wafer Lot Traceability C of C, requires element evaluation, 883/5008, Class B
S: Class S visual per Mil-Std-883/2010 ( $-55^{\circ} \mathrm{C} /+125^{\circ} \mathrm{C}$ temperature)
Wafter Lot Traceability C of C, requires element evaluation, 883/5008, Class S and Wafer Lot Acceptance 883/5007

## Part Identification

## IttyBitty ${ }^{\text {TM }}$ and TinyFET ${ }^{\text {TM }}$ Part Identification

IttyBitty, TinyFET, and other SOT-143, SOT-23, or SOT-23-5 packaged devices use abbreviated markings for identification.

| Mark | Part Number | Description |  |
| :---: | :---: | :---: | :---: |
| A11 | MIC6211BM5 | IttyBitty ${ }^{\text {TM }}$ Op Amp |  |
| A51 | MIC6251BM5 | IttyBitty ${ }^{\text {TM }}$ Instrumentation Amplifier | +2, +1, -1 gain amp. |
| A52 | MIC6252BM5 | IttyBitty ${ }^{\text {TM }}$ Instrumentation Amplifier | $+0.5,+1$ gain amp., avg. value amp. |
| B10 | MIC6270BM5 | IttyBitty ${ }^{\text {TM }}$ Comparator |  |
| C10 | MIC2660BM5 | IttyBitty ${ }^{\text {TM }}$ Charge Pump |  |
| D10 | MIC4416BM4 | IttyBitty ${ }^{\text {TM }}$ Low-Side MOSFET Driver | noninverting |
| D11 | MIC4417BM4 | IttyBitty ${ }^{\text {TM }}$ Low-Side MOSFET Driver | inverting |
| ML10 | MIC4416BM4 | IttyBitty ${ }^{\text {TM }}$ Low-Side MOSFET Driver | early production mark |
| F10 | MIC2514BM5 | IttyBitty ${ }^{\text {TM }}$ Integrated High-Side Switch |  |
| H10 | MIC5018BM4 | IttyBitty ${ }^{\text {M }}$ High-Side MOSFET Driver IttyBitty ${ }^{\text {™ }}$ High-Side MOSFET Driver | noninverting early production mark |
| MH10 | MIC5018BM4 |  |  |
| LAxx | MIC5203-x.xBM4 | 80mA Low-Dropout Regulator | fixed output |
| LBAA | MIC5205BM5 | 150mA Low-Dropout Regulator 150mA Low-Dropout Regulator | adjustable output fixed output |
| LBxx | MIC5205-x.xBM5 |  |  |
| LC50 | MIC5230-5.0BM5 | 10mA Microcurrent Voltage Regulator | 5.0 V output |
| LDxx | MIC5206-x.xBM5 | 150mA Low-Noise LDO Regulator | fixed output |
| LEAA | MIC5207BM5 | 180mA Low-Noise LDO Regulator 180mA Low-Noise LDO Regulator | adjustable output fixed output |
| LExx | MIC5207-x.xBM5 |  |  |
| P30 | MIC94030BM4 | TinyFET™ P-Channel MOSFET |  |
| P31 | MIC94031BM4 | TinyFET ${ }^{\text {TM }}$ P-Channel MOSFET | with gate pull-up resistor |
| Rab | LM4040bIM3-x. $x$ LM4041bIM3-x.x | Precision Micropower Shunt Voltage Reference |  |
|  |  |  | $x . x$ : output voltage (volts) <br> $a$ : voltage code <br> $b$ : tolerance code <br> [see data sheet for details] |
| T10 | MIC1555BM5 | IttyBitty ${ }^{\text {TM }}$ Timer/Oscillator IttyBitty ${ }^{\text {TM }}$ Oscillator |  |
| T11 | MIC1557BM5 |  |  |  |



## Part Number <br> Cross Reference

| Part Number | Micrel Replacement | Part Number | Micrel Replacement |
| :---: | :---: | :---: | :---: |
| Allegro (Sprague) |  | CS3842AN8 | MIC38C42N*, MIC38HC42BN* |
| UCN4807A | MIC4807BN | CS3842D8 | MIC38C42BM*, MIC38HC42BM* |
| UCN5800A | MIC5800BN | CS3842D14 | MIC38C42-1BM*, MIC38HC42-1BM* |
| UCN5800L | MIC5800BM | CS3842N8 | MIC38C42N*, MIC38HC42BN* |
| UCN5800R | MIC5800AJ | CS3843AD8 | MIC38C43BM*, MIC38HC43BM* |
| UCN5801A | MIC5801BN, MIC58P01, MIC59P50 | CS3843AD14 | MIC38C43-18M ${ }^{*}$, MIC38HC43-1BM* |
| UCN5801EP | MIC5801BV, MIC58P01BV | CS3843AN8 | MIC38C43N*, MIC38HC43BN* |
| UCN5801R | MIC5801AJ | CS3843D8 | MIC38C43BM*, MIC38HC43BM* |
| UCN5810A | MIC5810BN | CS3843D14 | MIC38C43-1BM*, MIC38HC43-1BM* |
| UCN5810AF | MIC5810BN | CS3843N8 | MIC38C43N*, MIC38HC43BN* |
| UCN5810LWF | MIC5810BWM | élantec |  |
| UCN5812A | MIC5812BN | EL7202CN | MIC1427CN, MIC4424BN |
| UCN5812AF | MIC5812BN | EL7202CS | MIC1427CM |
| UCN5812EP | MIC5812BV | EL7212CN | MIC1426CN, MIC4423BN |
| UCN5812EPF | MIC5812BV | EL7212CS | MIC1426CM |
| UCN5818AF | MIC5818BN | EL7222CN | MIC1428CN, MIC4425BN |
| UCN5818EPF | MIC5818BV | EL7222CS | MIC1428CM |
| UCN5821A | MIC5821BN | Goldstar |  |
| UCN5822A | MIC5822BN |  |  |
| UCN5841A | MIC5841BN, MIC58P42, MIC59P60 | GL3842... | MIC38C42...*, MIC38HC42...* |
| UCN5841EP | MIC5841BV | GL3843... | MIC38C43...*, MIC38HC43...* |
| UCN5841EPTR | MIC5841BV T\&R | GL3844... | MIC38C44...*, MIC38HC44... * |
| UCN5841LW | MIC5841BWM | GL3845... | MIC38C45...*, MIC38HC45...* |
| UCN5841LWTR | MIC5841BWM T\&R | Gould AMI |  |
| UCN5842A | MIC5842BN, MIC58P42BN, MIC59P60 | S4520 | MIC8030 |
| UCN5842LW | MIC5842BWM, MIC58P42BWM | Harris Semiconductor |  |
| UCN5891A | MIC5891BN | ICL7667CBA | MIC1426CM, MIC4426CM |
| UCQ5800A | MIC5800BN | ICL7667CPA | MIC1426CN, MIC4423CN, MIC4426CN |
| UCQ5801A | MIC5801BN | ICL7667MJA | MIC4423AJ, MIC4426AJ |
| UCQ5801ABU | MIC5801AJB, MIC58P01AJB | Holt |  |
| UCQ58821A | MIC5801AJ, MIC58P01AJ MIC5821BN | HI-8010 | MIC8030 |
| UCS5800H883 | 5962-8764002CA (MIC5800AJBQ) | Linear Technology Corp. |  |
| UCS5801H883 | 5962-8764001WA (MIC5801AJBQ) |  |  |
| UCS5822H883 | 5962-8764101EA (MIC5822AJBQ) | LT1084CT | MIC29502BT*, MIC29503BT* |
| ULN2803A | MIC2803BN | LT1085CT |  |
| ULN2803LW | MIC2803BWM | LT1083CP-5 | MIC29302BT*, MIC29303BT* MIC29750-5.0BWT* |
| ULN2804A | MIC2804BN | $\begin{aligned} & \text { LT1083CP-5 } \\ & \text { LT1084CT-5 } \end{aligned}$ | MIC29500-5.0BT* |
| ULN2804LW | MIC2804BWM | LT1085CT-5 | MIC29300-5.0BT* |
| Astec |  | LT1085CT-12 | MIC29300-12BT* |
| AS3842... | MIC38C42...*, MIC38HC42...* | LT1086CT | MIC29152BT*, MIC29153BT* |
| AS3843... | MIC38C43...*, MIC38HC43... * | LT1086-5CT | MIC29150-5.0BT* |
| AS3844... | MIC38C44...*, MIC38HC44... * | LT1086-12CT | MIC29150-12BT* |
| AS3845... | MIC38C45...*, MIC38HC45...* | LT1172 | MIC2172*, MIC3172* |
| UC3842... | MIC38C42...*, MIC38HC42... * | LT1241CN8 | MIC38C45BN, MIC38HC45BN |
| UC3843... | MIC38C43...*, MIC38HC43... * | LT1241CS8 | MIC38C45BM, MIC38HC45BM |
| UC3844... | MIC38C44...*, MIC38HC44... * | LT1242CN8 | MIC38C42BN*, MIC38HC42BN* |
| UC3845... | MIC38C45...*, MIC38HC45...* | LT1242CS8 | MIC38C42BM*, MIC38HC42BM* |
| Cherry Semiconductor |  | LT1243CJ8 | MIC38C43AJB* |
| CS2843AN8 | MIC38C43BN*, MIC38HC43BN* | LT1243CS8 | MIC38C43BM*, MIC38HC43BM* |
| CS2843AD8 | MIC38C43BM*, MIC38HC43BM* |  |  |
| CS2843AD14 | MIC38C43-1BM ${ }^{*}$, MIC38HC43-1BM* |  |  |
| CS3842AD8 | MIC38C42BM*, MIC38HC42BM* | Micrel Equivalent devices are shown in boldface. <br> Micrel Similar Replacement devices are shown in italic. <br> * Indicates Micrel Improved Version devices. |  |
| CS3842AD14 | MIC38C42-1BM* ${ }^{*}$ MIC38HC42-1BM* |  |  |


| Part Number | Micrel Replacement | Part Number | Micrel Replacement |
| :---: | :---: | :---: | :---: |
| LT1244CJ8 | MIC38C44AJB* | LM2931T-5.0 | MIC2954-03BT* |
| LT1244CN8 | MIC38C44BN*, MIC38HC44BN* | LM2931Z-5.0 | MIC2950-06BZ* |
| LT1244CS8 | MIC38C44BM*, MIC38HC44BM* | LM2937ET-5.0 | MIC2937A-5.0BT* |
| LT1245CJ8 | MIC38C45AJB* | LM2937ET-12 | MIC2937A-12BT* |
| LT1245CN8 | MIC38C45BN*, MIC38HC45BN* | LM2940CS-3.3 | MIC2940A-3.3BU* |
| LT1245CS8 | MIC38C45BM*, MIC38HC45BM* | LM2940CS-5.0 | MIC2940A-5.0BU* |
| Linfinity Micro (Silicon General) |  | LM2940CS-12 | MIC2940A-12BU* |
| SG1626/2626/3626 | MIC426, MIC1426, MIC4423, MIC4426 | LM2940CT-5.0 | $\begin{aligned} & \text { MIC2940A-5.0BT* } \\ & \text { MIC2940A-12BT* } \end{aligned}$ |
| SG1644/2644/3644 | MIC426, MIC1426, MIC4423, MIC4426 | LM2940T-5.0 | MIC2940A-5.0BT** |
| SG3842... | MIC38C42...*, MIC38HC42...* | LM2940T-12 | MIC2940A-12BT* |
| SG3843... | MIC38C43...*, MIC38HC43...* | LM2941CS | MIC2941ABU* |
| SG3844... | MIC38C44...*, MIC38HC44...* | LM2941CT | MIC2941ABT* |
| SG3845... | MIC38C45...*, MIC38HC45...* | LM2941T | MIC2941ABT* |
| Maxim |  | LM4040... | LM4040... |
| ICL7667 | MIC426, MIC1426, MIC4423, MIC4426 | LM4041... | LM4041... |
| TSC426 | MIC426, MIC1426, MIC4423, MIC4426 | LP2950ACZ-5.0 | LP2950-02BZ, MIC2950-05BZ* |
| Motorola |  | LP2950CZ-5.0 | LP2950-03BZ, MIC2950-06BZ* |
| MH0026 | MIC426, MIC1426, MIC4423, MIC4426 | LP2951ACN | LP2951-02BN, MIC2951-02BN* |
| UC2842AD | MIC38C42-1BM* ${ }^{*}$ MIC38HC42-1BM* | LP2951AIT | MIC2954-02BT* |
| UC2842AN | MIC38C42BN*, MIC38HC42BN* | LP2951ICM | LP2951-03BM, MIC2951-03BM* |
| UC2842AJ | MIC38C42AJB* | LP2951CN | LP2951-03BN, MIC2951-03BN* |
| UC2843AD | MIC38C43-1BM*, MIC38HC43-1BM* | LP2951IT | MIC2954-03BT* |
| UC2843AJ | MIC38C43AJB* | LP2954AIT | MIC2954-02BT* |
| UC2843AN | MIC38C43BN*, MIC38HC43BN* | LP2954IT | MIC2954-03BT* |
| UC3842AD | MIC38C42-1BM*, MIC38HC42-1BM* | LM2980 | MIC5205*, MIC5207* |
| UC3842AJ | MIC38C42AJB* | LM2981 | MIC5205* |
| UC3842AN | MIC38C42BN*, MIC38HC42BN* | MM5450 | MM5450 |
| UC3842D | MIC38C42-1BM*, MIC38HC42-1BM* | MM5451 | MM5451 |
| UC3842DJ | MIC38C42AJB* | NHM0026 | MIC426, MIC1426, MIC4423, MIC4426 |
| UC3842N | MIC38C42BN*, MIC38HC42BN* | Phillips |  |
| UC3843AN | MIC38C43BN*, MIC38HC43BN* |  |  |
| UC3843AD | MIC38C43-1BM*, MIC38HC43-1BM* | UC3843. | MIC38C43... *, MIC38HC43... * |
| National Semiconductor |  | UC3844... | MIC38C44... *, MIC38HC44... * |
| DS0026CJ-8 | MIC4426AJ | UC3845... | MIC38C45...*, MIC38HC45...* |
| DS0026CN | MIC4426CN, MIC4426CN | Samsung |  |
| LM2574M-3.3 | LM2574-3.3BWM, LM4574-3.3BWM |  |  |
| LM2574M-5.0 | LM2574-5.0BWM, LM4574-5.0BWM | KA3842B | MIC38C42BN*, MIC38HC42BN* |
| LM2574M-12 | LM2574-12BWM | KA3842BD | MIC38C42-1BM*, MIC38HC42-1BM* |
| LM2574M-ADJ | LM2574BWM, LM4574BWM | KA3843B | MIC38C43BN*, MIC38HC43BN* |
| LM2574N-3.3 | LM2574-3.3BN, LM4574-3.3BN | KA3843BD | MIC38C43-1BM*, MIC38HC43-1BM* |
| LM2574N-5.0 | LM2574-5.0BN | KA3844B | MIC38C44BN*, MIC38HC44BN* |
| LM2574N-12 | LM2574-12BN | KA3844BD | MIC38C44-1BM* ${ }^{*}$ MIC38HC44-1BM* |
| LM2574N-ADJ | LM2574BN, LM4574BN | KA3845B | MIC38C45BN*, MIC38HC45BN* |
| LM2575M-ADJ | LM2575BWM | KA3845BD | MIC38C45-1BM*, MIC38HC45-1BM* |
| LM2575M-3.3 | LM2575-3.3BWM | Semtech |  |
| LM2575M-5.0 | LM2575-5.0BWM | LM2575T-ADJ | LM2575BT |
| LM2575M-12 | LM2575-12BWM | LM2575T-3.3 | LM2575-3.3BT |
| LM2575N-ADJ | LM2575BN | LM2575T-5.0 | LM2575-5.0BT |
| LM2575N-3.3 | LM2575-3.3BN | LM2575T-12 | LM2575-12BT |
| LM2575N-5.0 | LM2575-5.0BN | LM2575N-ADJ | LM2575BN |
| LM2575N-12 | LM2575-12BN | LM2575N-3.3 | LM2575-3.3BN |
| LM2575T-ADJ | LM2575BT, MIC4575BT | LM2575N-5.0 | LM2575-5.0BN |
| LM2575T-3.3 | LM2575-3.3BT, MIC4575-3.3BT | LM2575N-12 | LM2575-12BN |
| LM2575T-5.0 | LM2575-5.0BT, MIC4575-5.0BT | LM2575M-ADJ | LM2575BWM |
| LM2575T-12 | LM2575-12BT | LM2575M-3.3 | LM2575-3.3BWM |
| LM2576T-ADJ | LM2576BT, MIC4576BT | LM2575M-5.0 | LM2575-5.0BWM |
| LM2576T-3.3 | LM2576-3.3BT, MIC4576-3.3BT | LM2575M-12 | LM2575-12BWM |
| LM2576T-5.0 | LM2576-5.0BT, MIC4576-5.0BT | LM2576T-ADJ | LM2576BT |
| LM2576T-12 | LM2576-12BT |  |  |
| LM2930T-5.0 | MIC2954-03BT* | Micrel Equivalent devices are shown in boldface. <br> Micrel Similar Replacement devices are shown in italic. <br> * Indicates Micrel Improved Version devices. |  |
| LM2931AT-5.0 | MIC2954-03BT* |  |  |
| LM2931AZ-5.0 | MIC2950-06BZ ${ }^{*}$ |  |  |


| Part Number | Micrel Replacement |
| :---: | :---: |
| LM2576T-3.3 | LM2576-3.3BT |
| LM2576T-5.0 | LM2576-5.0BT |
| LM2576T-12 | LM2576-12BT |
| SGS-Thomson |  |
| M5450 | MM5450 |
| M5451 | MM5451 |
| SGS1626/2626/3626 | MIC426, MIC1426, MIC4423, MIC4426 |
| UC3842... | MIC38C42...*, MIC38HC42... * |
| UC3843... | MIC38C43...*, MIC38HC43...* |
| UC3844... | MIC38C44...*, MIC38HC44...* |
| UC3845... | MIC38C45...*, MIC38HC45...* |
| Siliconix |  |
| SG1626/2626/3626 | MIC426, MIC1426, MIC4423, MIC4426 |
| Telcom (Teledyne) |  |
| TC426COA | MIC426CM |
| TC426CPA | MIC426CN |
| TC426EOA | MIC426BM |
| TC426MJA | MIC426AJ |
| TC427COA | MIC4427CM |
| TC427CPA | MIC4427CN |
| TC427EOA | MIC4427BM |
| TC427MJA | MIC4427AJ |
| TC428COA | MIC4428CM |
| TC428CPA | MIC4428CN |
| TC428EOA | MIC4428BM |
| TC428MJA | MIC4428AJ |
| TC1426COA | MIC1426CM |
| TC1426CPA | MIC1426CN |
| TC1427COA | MIC1427CM |
| TC1427CPA | MIC1427CN |
| TC1428COA | MIC1428CM |
| TC1428CPA | MIC1428CN |
| TC28C42EPA | MIC38C42BN*, MIC38HC42BN* |
| TC28C43EPA | MIC38C43BN*, MIC38HC43BN* |
| TC28C44EPA | MIC38C44BN*, MIC38HC44BN* |
| TC28C45EPA | MIC38C45BN*, MIC38HC45BN* |
| TC38C42CPA | MIC38C42BN*, MIC38HC42BN* |
| TC38C42CPD | MIC38C42-1BN*, MIC38HC42-1BN* |
| TC38C43CPA | MIC38C43BN*, MIC38HC43BN* |
| TC38C43CPD | MIC38C43-1BN*, MIC38HC43-1BN* |
| TC38C44CPA | MIC38C44BN*, MIC38HC44BN* |
| TC38C44CPD | MIC38C44-1BN*, MIC38HC44-1BN* |
| TC38C45CPA | MIC38C45BN*, MIC38HC45BN* |
| TC38C45CPD | MIC38C45-1BN*, MIC38HC45-1BN* |
| TC4420CPA | MIC4420CN |
| TC4420EPA | MIC4420BN |
| TC4420COA | MIC4420CM |
| TC4420EOA | MIC4420BM |
| TC4420MJA | MIC4420AJ |
| TC4420CAT | MIC4420CT |
| TC4421CPA | MIC4421CN |
| TC4421EPA | MIC4421BN |
| TC4421MJA | MIC4421AJ |
| TC4421CAT | MIC4421CT |
| TC4422CPA | MIC4422CN |
| TC4422EPA | MIC4422BN |
| TC4422MJA | MIC4422AJ |
| TC4422CAT | MIC4422CT |
| TC4423COE | MIC4423CWM |
| TC4423CPA | MIC4423CN |
| TC4423EOE | MIC4423BWM |
| TC4423EPA | MIC4423BN |
| TC4423MJA | MIC4423AJ |


| Part Number | Micrel Replacement |
| :---: | :---: |
| TC4424COE | MIC4424CWM |
| TC4424CPA | MIC4424CN |
| TC4424EOE | MIC4424BWM |
| TC4424EPA | MIC4424BN |
| TC4424MJA | MIC4424AJ |
| TC4425COE | MIC4425CWM |
| TC4425CPA | MIC4425CN |
| TC4425EOE | MIC4425BWM |
| TC4425EPA | MIC4425BN |
| TC4425MJA | MIC4425AJ |
| TC4426COA | MIC4426CM |
| TC4426CPA | MIC4426CN |
| TC4426EOA | MIC4426BM |
| TC4426EPA | MIC4426BN |
| TC4426MJA | MIC4426AJ |
| TC4427COA | MIC4427CM |
| TC4427CPA | MIC4427CN |
| TC4427EOA | MIC4427BM |
| TC4427EPA | MIC4427BN |
| TC4427MJA | MIC4427AJ |
| TC4428COA | MIC4428CM |
| TC4428CPA | MIC4428CN |
| TC4428EOA | MIC4428BM |
| TC4428EPA | MIC4428BN |
| TC4428MJA | MIC4428AJ |
| TC4429CPA | MIC4429CN |
| TC4429EPA | MIC4429BN |
| TC4429COA | MIC4429CM |
| TC4429EOA | MIC4429BM |
| TC4429MJA | MIC4429AJ |
| TC4429CAT | MIC4429CT |
| TC4467COE | MIC4467CWM |
| TC4467CPD | MIC4467CN |
| TC4467EPD | MIC4467BN |
| TC4467EOE | MIC4467BWM |
| TC4467EJD | MIC4467AJ |
| TC4468COE | MIC4468CWM |
| TC4468CPD | MIC4468CN |
| TC4468EPD | MIC4468BN |
| TC4468EOE | MIC4468BWM |
| TC4468EJD | MIC4468AJ |
| TC4469COE | MIC4469CWM |
| TC4469CPD | MIC4469CN |
| TC4469EPD | MIC4469BN |
| TC4469EOE | MIC4469BWM |
| TC4469EJD | MIC4469AJ |
| Texas Instruments |  |
| SN75518FN | MIC5818BV |
| SN75518N | MIC5818BN |
| TL4810AIN | MIC5810BN |
| TL4810BDW | MIC5810BWM |
| TL5812FN | MIC5812BV |
| TL5812N | MIC5812BN |
| TL750L05LP | LP2950-03BZ*, MIC2950-06BZ* |
| UC2842 | MIC38C42BN*, MIC38HC42BN* |
| UC2843 | MIC38C43BN*, MIC38HC43BN* |
| UC2844 | MIC38C44BN*, MIC38HC44BN* |
| UC2845 | MIC38C45BN*, MIC38HC45BN* |
| UC3842P | MIC38C42BN*, MIC38HC42BN* |
| UC3843P | MIC38C43BN*, MIC38HC43BN* |

[^10]| Part Number | Micrel Replacement |
| :---: | :---: |
| UC3844P | MIC38C44BN*, MIC38HC44BN* |
| UC3845P | MIC38C45BN*, MIC38HC45BN* |
| Unitrode |  |
| UC2575T-ADJ | LM2575BT |
| UC2576T-ADJ | LM2576BT |
| UC2576T-5.0 | LM2576-5.0BT |
| UC2576T-12 | LM2576-12BT |
| UC2842AD | MIC38C42-1BM*, MIC38HC42-1BM* |
| UC2842AD8 | MIC38C42BM*, MIC38HC42BM* |
| UC2842AN | MIC38C42BN*, MIC38HC42BN* |
| UC2842D | MIC38C42-1BM*, MIC38HC42-1BM* |
| UC2842D8 | MIC38C42BM*, MIC38HC42BM* |
| UC2842N | MIC38C42BN*, MIC38HC42BN* |
| UC2843AD | MIC38C43-1BM*, MIC38HC43-1BM* |
| UC2843AD8 | MIC38C43BM*, MIC38HC43BM* |
| UC2843AN | MIC38HC43BN*, MIC38HC43BN* |
| UC2843D | MIC38C43-1BM*, MIC38HC43-1BM* |
| UC2843D8 | MIC38C43BM*, MIC38HC43BM* |
| UC2843N | MIC38HC43BN*, MIC38HC43BN* |
| UC2844AD | MIC38C44-1BM*, MIC38HC44-1BM* |
| UC2844AD8 | MIC38C44BM*, MIC38HC44BM* |
| UC2844AN | MIC38C44BN*, MIC38HC44BN* |
| UC2844D | MIC38C44-1BM*, MIC38HC44-1BM* |
| UC2844D8 | MIC38C44BM*, MIC38HC44BM* |
| UC2844N | MIC38C44BN*, MIC38HC44BN* |
| UC2845AD | MIC38C45-1BM*, MIC38HC45-1BM* |
| UC2845AD8 | MIC38C45BM*, MIC38HC45BM* |
| UC2845AN | MIC38C45BN*, MIC38HC45BN* |
| UC2845D | MIC38C45-1BM*, MIC38HC45-1BM* |
| UC2845D8 | MIC38C45BM*, MIC38HC45BM* |
| UC2845N | MIC38C45BN*, MIC38HC45BN* |
| UC3842AD | MIC38C42-1BM*, MIC38HC42-1BM* |
| UC3842AD8 | MIC38C42BM*, MIC38HC42BM* |
| UC3842AN | MIC38C42BN*, MIC38HC42BN* |
| UC3842D | MIC38C42-1BM*, MIC38HC42-1BM* |
| UC3842D8 | MIC38C42BM*, MIC38HC42BM* |
| UC3842N | MIC38C42BN*, MIC38HC42BN* |
| UC3843AD | MIC38C43-1BM*, MIC38HC43-1BM* |
| UC3843AD8 | MIC38C43BM*, MIC38HC43BM* |
| UC3843AN | MIC38C43BN*, MIC38HC43BN* |
| UC3843D | MIC38C43-1BM*, MIC38HC43-1BM* |
| UC3843D8 | MIC38C43BM* ${ }^{\text {, MIC38HC43BM* }}$ |
| UC3843N | MIC38C43BN*, MIC38HC43BN* |
| UC3844AD | MIC38C44-1BM*, MIC38HC44-1BM* |
| UC3844AD8 | MIC38C44BM*, MIC38HC44BM* |
| UC3844AN | MIC38C44BN*, MIC38HC44BN* |
| UC3844D | MIC38C44-1BM*, MIC38HC44-1BM* |
| UC3844D8 | MIC38C44BM*, MIC38HC44BM* |
| UC3844N | MIC38C44BN*, MIC38HC44BN* |
| UC3845AD | MIC38C45-1BM*, MIC38HC45-1BM* |
| UC3845AD8 | MIC38C45BM*, MIC38HC45BM* |
| UC3845AN | MIC38C45BN*, MIC38HC45BN* |
| UC3845D | MIC38C45-1BM*, MIC38HC45-1BM* |
| UC3845D8 | MIC38C45BM*, MIC38HC45BM* |
| UC3845N | MIC38C45BN*, MIC38HC45BN* |

Micrel Equivalent devices are shown in boldface. Micrel Similar Replacement devices are shown in italic. * Indicates Micrel Improved Version devices.

## Quality/Reliability Program

## Our Philosophy

Product quality and reliability are two of the most critical elements for achieving success in today's semiconductor industry. Micrel has attained success as a semiconductor supplier by designing and processing parts that meet the most strenuous applications and most adverse environments. Micrel has accomplished this by never wavering from the philosophy that quality must be built into each and every device and process.

Micrel considers product reliability to be an expression of the quality philosophy extended over the expected life of each product. Micrel's philosophy begins in the design stage and continues, under strict monitoring and control, throughout the development, production, testing and packaging of each product.

Micrel's specific goal is to produce devices that are without defect from their given specifications for performance and product life. Product testing and comparative studies are ongoing activities at Micrel as we continue our search for new and more effective methods for manufacturing products with built-in quality. The Micrel quality program is in full compliance with MIL-I-45208, MIL-STD-883 paragraph 1.2.1 compliant non-JAN devices, and equipment calibration meets all requirements of MIL-STD-45662.

## Quality Program Elements

Quality and reliability in Micrel products are obtained through a number of quality assurance program elements, most of which contain multiple levels of requirements and procedures. These program elements comprise the Micrel Quality Assurance Program.

## I. Supplier requirements

Vendor certification of compliance to published specifications is required for process materials, gasses, substrates, masks, etc., as well as for components, parts and materials used in assembly.

## II. Fabrication QA is based on a Statistical Process Control (SPC) Program including:

1. Test procedures
2. Document control

Specifications/recipes
Process change notice (PCN)
Engineering change notice (ECN)
3. Critical process-step monitoring

Particulates
Critical dimensions
Electrical performance
4. Extended SPC programs

Process Limit Control (PLC)
Process on Exception (POE)
5. Outgoing QA

Visual Inspection
To Micrel Standards
To Mil-883 Class B or Class S Requirements

## III. Vendor Requirements

Certification of compliance to published Micrel or customer specifications is required for processes, materials, and services from third-party vendors.

## IV. Assembly QA Program

1. Test procedures
2. Document control

Specifications
Control systems
Engineering change notices (ECN)
3. Critical-step monitoring

Assembly processes
Critical dimensions
Environmental processes
4. Acceptance Test Procedure

Electrical performance
Component marking
5. Outgoing QA

Visual Inspection
To Micrel Standards
To Mil-883 Class B or Class S Requirements

## Organization

At Micrel, quality assurance management reports directly to the President of the corporation. All quality and reliability issues are independent of the production organizations.

The QA Manager's responsibilities are to establish and maintain effective controls for monitoring Micrel manufacturing and test services, equipment and processes (as well as our suppliers and contractors), to report the findings to the President, and to initiate statistically valid techniques to further improve Micrel quality and reliability levels.

The QA Manager is responsible for implementation and administration of multiple quality-related programs and systems for both commercial and military grade processes and products. Activities under the QA Manager's control include: incoming inspection, in-process quality control, qualification testing, conformance testing, document control, specification review, failure analysis, internal audit, quality procedures training, and ongoing vendor qualification and performance appraisal.

## Statistical Process Control

Foremost of the Micrel quality assurance programs is their Statistical Process Control (SPC) methodology. Because of the company's unique mix of proprietary, custom and foundry products, SPC at Micrel is approached on two levels.

Level 1 Traditional SPC utilizing process capability studies, design of experiments, Paretto analysis, histograms and X-bar R charting of critical process steps.
Level 2 Extended SPC methodology adds Process Limit Control (PLC) and Process on Exception (POE) programs as sub-sets to the standard SPC programs.

Micrel's Process Limit Control (PLC) program provides absolute control of wafer runs during processing. Parameters are measured and recorded at every process steps against established limits. When any measurement value is found to exceed a specification limit, the run is immediately stopped and process engineering is notified. Before the run can proceed, engineering must evaluate the data and determine the run disposition during that production shift.

The Process on Exception (POE) program monitors and controls wafers during electrical testing. Wafer probe results are compared against specifications. Any exceptions to either absolute, preferred, or target specifications are noted and detailed reports are generated. Engineering may then exercise some influence over yield issues by determining which electrical performance criteria are critical.

The results of SPC, PLC and POE performance monitoring are reviewed on a monthly basis. Trends are charted, corrective actions are evaluated and process improvements are implemented as a result of the data.

## Document Control

Document control is an integral part of the Micrel quality assurance program. It is designed to assure that operating procedures and customer requirements are translated into regulatory written instructions. Document control is responsible for initiating, approving, distributing, revising, recalling, and archiving internal control systems in the form of product run sheets (recipes), process and test specifications, etc.

Micrel's two main specification control methodologies utilize engineering change notice (ECN) and process change notice (PCN) systems.

ECN The engineering change notice system follows standard industry procedures for process and test specifications, travelers, forms, and drawings.

PCN The process change notice system is an extension of Micrel's unique, highly-detailed product run sheet (recipe) control system. PCN mechanisms meet the extreme demands for accuracy required in wafer processing.
Packaged product quality is controlled by a detailed set of instructions that are issued and controlled as part of the ECN system. These instructions cover all assembly and back-end processing steps and include the build-diagram, burn-in drawing, test set-up specification, test traveler, etc.

## Inspection and Test Points

The flow charts accompanying this section describe the sequential steps of semiconductor processing and fabrication, and the associated test or inspection procedures and documentation.

## Equipment Calibration

Micrel maintains a calibration system that conforms to MIL-STD-45662 and ensures measurement accuracy of equipment used to determine product workmanship and acceptability. Major provisions of the program include:

- Qualification of external calibration services,
- References traceable to National Institute of Standards and Technology (NIST). Identification of measurement and test equipment for type (electrical, mechanical, and optical) and frequency of calibration
- Certification history of equipment calibration and recall
- Recall status report history
- Audit history (calibration date stickers and recall designation)


## Quality Control

The quality control program includes multiple inspections of material in-process, as well as final acceptance inspection of outgoing finished products. The QC system comprises product integrity characterizations of dimensional, structural, electrical and visual parameters. It also includes environmental and procedural monitoring checks.

The program elements include, but are not necessarily limited to:

- Particulate monitoring
- Temperature and relative humidity monitoring
- Electrostatic discharge monitoring and control
- Specification compliance reviews
- Random monitoring of wafers in-process
- Critical dimension qualification of product lot samples
- Wafer/die electrical sort
- Performance/trend data analysis
- Storage, handling, packaging and identification of raw materials, work-in-progress, and finished goods
- Returned material analysis

Finished product is inspected and tested prior to its shipment to the customer. Random sampling methodology is used to check deliverable wafer, die or part quality against published Micrel workmanship standards and customer specifications.

This final-product quality control program includes systems and procedures that assure the following:

- Correlation and qualification of test equipment to internal and customer specifications
- Manufacturing test operations are proper and complete
- Product lots conform to detailed test requirements for visual, mechanical and electrical performance criteria
- Documentation for each product/lotis proper and complete


## New Products and Processes

New products or major process changes must undergo complete evaluation before they are certified at Micrel. Quality Assurance participation and approval is required in new product design reviews, product characterization and reliability studies, and documentation preparation.

Certification is granted to new products or processes only after rigorous stress-testing, thorough monitoring of critical dimensions, careful failure analysis, and full process/trend data review. New packages are qualified and released for production only after Quality Assurance has determined that all environmental, mechanical and electrical tests are satisfactorily completed.

Complete and proper documentation of all material, process, procedure or packaging changes is required for final Quality Assurance certification.

## Summary

The Micrel Quality Assurance philosophy — that quality must be built into every process and product - is realized by the company's thorough implementation of the policies, procedures and processes required to ensure that our products and services meet the highest standards for material and workmanship.

## Micrel Quality Flow for Semiconductor Circuit Manufacturing



## Micrel Quality Flow for Semiconductor Assembly



## Customer Returns

Perform analysis, answer and/or generate corrective action request, make disposition of return.

## Specification Review

Review internal specifications, verify agreement to customer requirements, issue specification to production.

## Reliability Assurance

Qualification - Test each device family in accordance with MIL-STD-883, Method 5004 and 5005, Class B requirements.
Certification - New products and major process changes subjected to accelerated test and process analysis.

Failure Analysis - Performed on all Qualification and Process Monitor failures and customer returns as needed.

Document Control - Maintains files of all latest drawings and specifications, controls and issues wafer run-sheets, specifications, drawings and ECN numbers, distributes copies to specification control books and user groups.

Table of Contents

## Section 2: Computer Peripherals

PCMCIA Power Control Selection Guide ..... 2-2
MIC2557 PCMCIA Card Socket VPP Switching Matrix ..... 2-4
MIC2558 PCMCIA Dual Card Socket V ${ }_{\text {PP }}$ Switching Matrix ..... 2-10
MIC2559 PCMCIA Dual Card Socket VPp Switching Matrix ..... 2-16
MIC2560 PCMCIA Card Socket $\mathrm{V}_{C C}$ \& $\mathrm{V}_{\text {PP }}$ Switching Matrix ..... 2-22
MIC2561 PCMCIA Card Socket $\mathrm{V}_{\mathrm{CC}}$ \& $\mathrm{V}_{\mathrm{PP}}$ Switching Matrix ..... 2-30
MIC2562A PCMCIA/CardBus Socket Power Controller ..... 2-38
MIC2563A Dual-Slot PCMCIA/CardBus Power Controller ..... 2-47
MIC2564 Dual Serial PCMCIA/CardBus Power Controller ..... 2-57
MIC5204 SCSI-II Active Terminator ..... 2-59
Application Note 8: Interfacing the MIC2557/8 to PCMCIA Controllers ..... 2-63
Application Note 11: Interfacing PC Card Power Controllers to Logic Controllers ..... 2-70
Application Hint 15: A High Current $\mathrm{V}_{\mathrm{CC}}$ Switching Matrix ..... 2-80


In 1992, Micrel introduced the first dedicated PCMCIA power supply $V_{P P}$ drivers, the MIC2557 and MIC2558. These industry-standard devices replace several discrete power components plus "glue logic," reducing board space and cost while increasing system reliability.

Micrel then designed the MIC2560, a do-everything PCMCIA power supply controller with full protection. Beyond merely switching $\mathrm{V}_{\mathrm{PP}}$ voltages, the MIC2560 features an ultra-low ON-resistance $\mathrm{V}_{\mathrm{CC}}$ matrix allowing over 1 A of output and is capable of meeting or exceeding all PCMCIA power specifications. Protection features include current limiting, overtemperature shutdown, and an error flag that signals the PCMCIA logic controller of a power system fault condition.


Next, Micrel released the MIC2561, a smaller $V_{P P}$ and $V_{C C}$ power supply controller. The MIC2561 has all of the MIC2560 features in a small, lower cost package. The MIC2561 has higher ON resistance than the MIC2560, and is intended for small notebook or palmtop applications.

Now, Micrel has engineered the new MIC2562 and MIC2563. These fully protected power controllers feature optimized resistance-versus-cost ratios and minimum package size. The MIC2562 drives a single PC Card slot and the MIC2563 handles two slots.

(also 16-pin Wide SOIC)


## General Description

The MIC2557 switches the four voltages required by PCMCIA (Personal Computer Memory Card International Association) card V ${ }_{\text {PP }}$ Pins. The MIC2557 provides selectable 0V, 3.3V, 5.0 V , or $12.0 \mathrm{~V}( \pm 5 \%)$ from the system power supply to $\mathrm{V}_{\text {PP } 1}$ or $\mathrm{V}_{\text {PP2 } 2}$. Output voltage is selected by two digital inputs. Output current ranges up to 120 mA . Four control states, $\mathrm{V}_{\text {PP }}$, $\mathrm{V}_{\mathrm{CC}}$, high impedance, and active logic low are available. An auxiliary control input determines whether the high impedance (open) state or low logic state is asserted.

In either quiescent mode or full operation, the device draws very little current, typically less than $1 \mu \mathrm{~A}$.

The MIC2557 is available in an 8-pin SOIC and an 8-pin plastic DIP.

## Applications

- PCMCIA V ${ }_{\text {PP }}$ Pin Voltage Switch
- Power Supply Management
- Power Analog Switch


## Features

- Complete PCMCIA V ${ }_{\text {PP }}$ Switch Matrix in a Single IC
- No External Components Required
- Digital Selection of $0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}, \mathrm{V}_{\mathrm{PP}}$, or High Impedance Output
- No V ${ }_{\text {PP OUT }}$ Overshoot or Switching Transients
- Break-Before-Make Switching
- Low Power Consumption
- 120 mA V PP (12V) Output Current
- Optional Active Source Clamp for Zero Volt Condition
- 3.3 V or 5 V Supply Operation
- 8-Pin SOIC Package


## Ordering Information

| Part Number | Temperature Range | Package |
| :--- | :---: | :---: |
| MIC2557BM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-pin SOIC |
| MIC2557BM T\&R | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-SOIC Tape \& Reel |

* 2,500 Parts per reel.


## Typical Application

## Pin Configuration



Hi-Z/ Low Control
ENO
EN1


## Simplified Block Diagram

| EN1 | EN0 | Hi-Z/ $\overline{\text { Low }}$ | $\mathbf{V}_{\text {PP out }}$ |
| :---: | :---: | :---: | :--- |
| 0 | 0 | 0 | OV, (Sink current) |
| 0 | 0 | 1 | Hi-Z (No Connect) |
| 0 | 1 | x | $\mathrm{V}_{\mathrm{CC}}$ (3.3V or 5.0V) |
| 1 | 0 | x | $\mathrm{V}_{\mathrm{PP}}$ |
| 1 | 1 | x | Hi-Z (No Connect) |

For a dual PCMCIA Card Socket $V_{p p}$ Switching Matrix, see the MIC2558.
For a $V_{P P}$ and $V_{C C}$ Switching Matrix, see the MIC2560.

Absolute Maximum Ratings (Notes 1 and 2)
Power Dissipation, $\mathrm{T}_{\text {AMBIENT }} \leq 25^{\circ} \mathrm{C}$ SOIC
Derating Factors (To Ambient)

SOIC
Storage Temperature
Operating Temperature (Die)
Operating Temperature (Ambient)
Lead Temperature (5 sec)
Supply Voltage, VPP IN
$V_{C C}$
$V_{D D}$
Logic Input Voltages
Output Current
$V_{\text {PP OUT }}=12 \mathrm{~V}$
$V_{\text {PP OUT }}=V_{\text {CC }}$

800 mW
$4 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
$125^{\circ} \mathrm{C}$
$-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
$260^{\circ} \mathrm{C}$
15 V
7.5V
7.5 V
-0.3 V to $\mathrm{V}_{\mathrm{DD}}$
600 mA
250 mA

Logic Block Diagram


Electrical Characteristics: (Over operating temperature range with $\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{cc}}=5 \mathrm{~V}, \mathrm{~V}_{\text {PPIN }}=12 \mathrm{~V}$ unless otherwise specified.)

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INPUT |  |  |  |  |  |  |
| $\mathrm{V}_{\text {H }}$ | Logic 1 Input Voltage | $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$ or 5.0 V | 2.2 |  |  | V |
| $\mathrm{V}_{11}$ | Logic 0 Input Voltage | $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$ or 5.0 V |  |  | 0.8 | V |
| $\mathrm{V}_{\text {w }}($ Max $)$ | Input Voltage Range |  | -5 |  | $\mathrm{V}_{\text {D }}$ | V |
| $\mathrm{I}_{\text {I }}$ | Input Current | $0 \mathrm{~V}<\mathrm{V}_{\text {IN }}<\mathrm{V}_{\mathrm{DD}}$ |  |  | $\pm 1$ | $\mu \mathrm{A}$ |
| OUTPUT |  |  |  |  |  |  |
| $\mathrm{V}_{\text {o }}$ | Clamp Low Output Voltage | $\mathrm{ENO}=\mathrm{EN} 1=\mathrm{HiZ}=0, \mathrm{I}_{\text {SINK }}=1.6 \mathrm{~mA}$ |  |  | 0.4 | v |
| $\mathrm{I}_{\text {out }}$, $\mathrm{Hi}-\mathrm{Z}$ | High Impedance Output Leakage Current | $\begin{aligned} & \mathrm{ENO}=\mathrm{EN} 1=0, \mathrm{HiZ}=1 \\ & 0 \leq \mathrm{V}_{\text {PP out }} \leq 12 \mathrm{~V} \end{aligned}$ |  | 1 | 10 | $\mu \mathrm{A}$ |
| $\mathrm{R}_{\text {oc }}$ | Clamp Low Output Resistance | $\begin{aligned} & \text { Resistance to Ground. } I_{\text {SIIK }}=2 \mathrm{~mA} \\ & \text { ENO }=\mathrm{EN} 1=0, \mathrm{HiZ}=0 \end{aligned}$ |  | 130 | 250 | $\Omega$ |
| Ro | Switch Resistance, $V_{\text {PP OUT }}=V_{c C}$ | $\mathrm{I}_{\text {PP out }}=-10 \mathrm{~mA}$ (Sourcing) |  | 2.5 | 5 | $\Omega$ |
| Ro | Switch Resistance, $V_{\text {PP out }}=V_{\text {PP IN }}$ | $\mathrm{I}_{\text {PP OUT }}=-100 \mathrm{~mA}$ (Sourcing) |  | 0.5 | 1 | $\Omega$ |

SWITCHING TIME (See Figure 1)

| $\mathrm{t}_{1}$ | Delay + Rise Time | $\mathrm{V}_{\text {ppout }}=0 \mathrm{~V}$ to 5V (Notes 3, 5) | 15 | 50 | $\mu \mathrm{s}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{2}$ | Delay + Rise Time | $\mathrm{V}_{\text {pp out }}=5 \mathrm{~V}$ to 12V (Notes 3,5) | 12 | 50 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{3}$ | Delay + Fall Time | $\mathrm{V}_{\text {ppout }}=12 \mathrm{~V}$ to 5V (Notes 3,5) | 25 | 75 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{4}$ | Delay + Fall Time | $\mathrm{V}_{\text {ppout }}=5 \mathrm{~V}$ to 0V (Notes 3, 5) | 45 | 100 | $\mu \mathrm{S}$ |
| $\mathrm{t}_{5}$ | Output Turn-On Delay | $\mathrm{V}_{\text {pp out }}=\mathrm{Hi}-\mathrm{Z}$ to 5 V (Notes 4, 5) | 10 | 50 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{6}$ | Output Turn-Off Delay | $\mathrm{V}_{\text {ppout }}=5 \mathrm{~V}$ to Hi-Z (Notes 4, 5) | 75 | 200 | ns |

## POWER SUPPLY

| $\mathrm{I}_{\text {D }}$ | $\mathrm{V}_{\text {DD }}$ Supply Current |  | - | 1 | $\mu \mathrm{A}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{cc}}$ | $\mathrm{V}_{\mathrm{cc}}$ Supply Current | $\mathrm{I}_{\text {Ppout }}=0$ | - | 1 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {PP }}$ | $\mathrm{I}_{\text {Pp }}$ Supply Current | $\begin{aligned} & V_{\text {Ppout }}=0 \mathrm{~V} \\ & \text { or } V_{\text {pp }} \cdot I_{\text {ppout }}=0 . \\ & V_{\text {Ppout }}=V_{c c} \end{aligned}$ | 10 | 10 40 | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |

## Electrical Characteristics, (continued)

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

POWER SUPPLY, continued

| $V_{C C}$ | Operating Input Voltage |  |  | 6 | $V$ |  |
| :--- | :--- | :--- | :--- | :--- | :---: | :---: |
| $V_{D D}$ | Operating Input Voltage |  | 2.8 |  | 6 | $V$ |
| $V_{P P I N}$ | Operating Input Voltage |  | 8.0 |  | 14.5 | $V$ |

NOTE 1: Functional operation above the absolute maximum stress ratings is not implied.
NOTE 2: Static-sensitive device. Store only in conductive containers. Handling personnel and equipment should be grounded to prevent damage from static discharge.
NOTE 3: With $R_{L}=2.9 \mathrm{k} \Omega$ and $C_{\text {our }}=0.1 \mu \mathrm{~F}$ on $\mathrm{V}_{\text {poorr }}$.
NOTE 4: $\quad R_{L}=2.9 k \Omega$. $R_{L}$ is connected to $V_{C C}$ during $t_{5}$, and is connected to ground during $t_{6}$.
NOTE 5: Rise and fall times are measured to $90 \%$ of the difference between initial and final values.


Figure 1. Timing Diagram

## Applications Information

PCMCIA $\mathrm{V}_{\mathrm{PP}}$ control is easily accomplished using the MIC2557 voltage selector/switch IC. Two control bits determine output voltage and standby/operate mode condition. Output voltages of 0 V (defined as less than 0.4 V ), $\mathrm{V}_{\mathrm{CC}}(3.3 \mathrm{~V}$ or 5 V ), $\mathrm{V}_{\mathrm{PP}}$, or a high impedance state, are available. When either the high impedance or low voltage conditions are selected, the device switches into "sleep" mode, and draws only nanoamperes of leakage current.

The MIC2557 is a low-resistance power MOSFET switching matrix that operates from the computer system main power supply. Device power is obtained from $V_{D D}$, which may be either 3.3 V or 5 V , and FET drive is obtained from $\mathrm{V}_{\text {PP }}$ IN (usually +12 V ). Internal break-before-make switches determine the output voltage and device mode.

## Supply Bypassing

For best results, bypass $\mathrm{V}_{\mathrm{CC}}$ and $\mathrm{V}_{\mathrm{PP} \text { IN }}$ at their inputs with $1 \mu \mathrm{~F}$ capacitors. $\mathrm{V}_{\text {PP OUT }}$ should have a $0.01 \mu \mathrm{~F}$ to $0.1 \mu \mathrm{~F}$ capacitor for noise reduction and electrostatic discharge (ESD) damage prevention. Larger values of output capacitor will create large current spikes during transitions, requiring larger bypass capacitors on the $\mathrm{V}_{\mathrm{CC}}$ and $\mathrm{V}_{\mathrm{PP}}$ IN pins.


Figure 2. MIC2557 Typical two slot PCMCIA application with dual $\mathrm{V}_{\mathrm{cc}}(5.0 \mathrm{~V}$ or 3.3 V$)$.


Figure 3. MIC2557 Typical two slot PCMCIA application with single $5.0 \mathrm{~V} \mathrm{~V}_{\mathrm{cc}}$.

## PCMCIA Implementation

The Personal Computer Memory Card International Association (PCMCIA) specification requires two $\mathrm{V}_{\mathrm{PP}}$ supply pins per PCMCIA slot. $V_{P P}$ is primarily used for programming Flash (EEPROM) memory cards. The two $\mathrm{V}_{\mathrm{PP}}$ supply pins may be programmed to different voltages. Fully implementing PCMCIA specifications requires two MIC2557, and a controller. Figure 2 shows this full configuration, supporting both 5.0 V and $3.3 \mathrm{~V} \mathrm{~V}_{\mathrm{CC}}$ operation. Figure 3 is a simplified design with fixed $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$. Palmtop computers, where size and battery life are tantamount, can sometimes use a compromise implementation, with $\mathrm{V}_{\mathrm{PP} 1}$ tied to $\mathrm{V}_{\mathrm{PP} 2}$ (see Figure 4).

When a memory card is initially inserted, it should receive $\mathrm{V}_{\mathrm{CC}}$, usually $5.0 \mathrm{~V} \pm 5 \%$. The card sends a handshaking data stream to the controller, which then determines whether or not this card requires $\mathrm{V}_{\mathrm{PP}}$ and if the card is designed for 5.0 V or $3.3 \mathrm{~V} \mathrm{~V}_{\mathrm{CC}}$. If the card uses $3.3 \mathrm{~V} \mathrm{~V}_{\mathrm{CC}}$, the controller commands this change, which is reflected on the $\mathrm{V}_{\mathrm{CC}}$ pins of both the PCMCIA slot and the MIC2557.

During Flash memory programming, the PCMCIA controller outputs a $(1,0)$ to the MIC2557, which connects $\mathrm{V}_{\mathrm{PP} \text { IN }}$ to


Figure 4. MIC2557 Palmtop application. Note that the $\mathrm{V}_{\mathrm{PP} 1}$ and $\mathrm{V}_{\mathrm{PP} 2}$ pins are combined. Although this does not fully satisfy PCMCIA specifications, it simplifies the circuitry and is acceptable in certain applications.
$V_{\text {PP OUT. }}$. The low ON resistance of the MIC2557 switch requires only a small bypass capacitor on $\mathrm{V}_{\text {PP OUT }}$, with the main filtering action performed by a large filter capacitor on $\mathrm{V}_{\text {PP IN }}$. The $\mathrm{V}_{\text {PP OUT }}$ transition from $\mathrm{V}_{\mathrm{CC}}$ to 12.0 V typically takes $25 \mu \mathrm{~S}$. After programming is completed, the controller outputs a $(0,1)$ to the MIC2557, which then reduces $\mathrm{V}_{\text {PP OUT }}$ to the $\mathrm{V}_{\mathrm{CC}}$ level. Break-before-make switching action reduces switching transients and lowers maximum current spikes through the switch from the output capacitor.

If no card is inserted, or the system is in sleep mode, the controller outputs either a $(0,0)$ or a $(1,1)$ to the MIC2557. Either input places the switch into its shutdown mode, where only a small leakage current flows.

The HiZ/Low input controls the optional logic low output clamp. With HiZ/Low in the high state and $\mathrm{ENO}=\mathrm{EN} 1=0$, $\mathrm{V}_{\text {PP OUT }}$ enters a high impedance (open) state. With HiZ/ Low in the low state and ENO $=E N 1=0, V_{\text {PP OUT }}$ is clamped to ground, providing a logic low signal. The clamp does not require DC bias current for operation.

MOSFET drive and bias voltage is derived from $\mathrm{V}_{\mathrm{PP}} \mathrm{IN}$. Internal device control logic is powered from $\mathrm{V}_{\mathrm{DD}}$, which should be connected to the same supply voltage as the PCMCIA controller (normally either 3.3 V or 5 V ).

## Output Current

MIC2557 output switches are capable of far more current than usually needed in PCMCIA applications. PCMCIA VPP output current is limited primarily by switch resistance voltage drop ( $\mathbf{I} \times \mathbf{R}$ ) and the requirement that $\mathrm{V}_{\text {PP OUT }}$ cannot drop more than $5 \%$ below nominal. $V_{\text {PP OUT }}$ will survive output short circuits to ground if $\mathrm{V}_{\text {PP IN }}$ and $\mathrm{V}_{\mathrm{CC}}$ are current limited by the regulator that supplies these voltages.

## General Description

The MIC2558 Dual VPP Matrix switches the four voltages required by PCMCIA (Personal Computer Memory Card International Association) card $\mathrm{V}_{\text {PP1 }}$ and $\mathrm{V}_{\text {PP2 }}$ Pins. The MIC2558 provides selectable 0V, 3.3V, 5.0V, or 12.0 V ( $\pm 5 \%$ ) from the system power supply to $\mathrm{V}_{\mathrm{PP} 1}$ and $\mathrm{V}_{\mathrm{PP} 2}$. Output voltage is selected by two digital inputs per $\mathrm{V}_{\mathrm{PP}}$ pin. Output current ranges up to 120 mA . Four output states, $\mathrm{V}_{\mathrm{PP}}, \mathrm{V}_{\mathrm{CC}}$, high impedance, and active logic low are available, and $\mathrm{V}_{\mathrm{PP} 1}$ is independent of $\mathrm{V}_{\text {PP2 }}$. An auxiliary control input determines whether the high impedance (open) state or low logic state is asserted.

In standby mode or full operation, the device draws very little quiescent current, typically less than $1 \mu \mathrm{~A}$.

The MIC2558 is available in a 14 -pin SOIC and a 14 -pin plastic DIP.

## Applications

- PCMCIA V ${ }_{\text {PP }}$ Pin Voltage Switch
- Power Supply Management


## Features

- Complete PCMCIA V ${ }_{\text {PP }}$ Switch Matrix in a Single IC
- Dual Matrix allows independent $\mathrm{V}_{\mathrm{PP} 1}$ and $\mathrm{V}_{\text {PP2 }}$
- Digital Selection of $0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}, \mathrm{V}_{\mathrm{PP}}$, or High Impedance Output
- No $\mathrm{V}_{\text {PPOUT }}$ Overshoot or Switching Transients
- Break-Before-Make Switching
- Ultra Low Power Consumption
- $120 \mathrm{~mA} \mathrm{~V}_{\mathrm{PP}}(12 \mathrm{~V})$ Output Current
- Optional Active Source Clamp for Zero Volt Condition
- 3.3V or 5V Supply Operation
- 14-Pin SOIC Package


## Ordering Information

| Part Number | Temperature Range | Package |
| :--- | :---: | :---: |
| MIC2558BM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14-pin SOIC |
| MIC2558BM T\&R | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14-SO Tape \& Reel* |

* 2,500 Parts per reel.


## Typical Application



## Pin Configuration



| EN1 | EN0 | Hi-Z/硅 | $\mathbf{V}_{\text {PP out }}$ |
| :---: | :---: | :---: | :--- |
| 0 | 0 | 0 | OV, (Sink current) |
| 0 | 0 | 1 | Hi-Z (No Connect) |
| 0 | 1 | x | $\mathrm{V}_{\mathrm{CC}}$ (3.3V or 5.0V) |
| 1 | 0 | x | $\mathrm{V}_{\text {PP }}$ |
| 1 | 1 | x | Hi-Z (No Connect) |

## Absolute Maximum Ratings (Notes 1 and 2)

Power Dissipation, $\mathrm{T}_{\text {AMBIENT }} \leq 25^{\circ} \mathrm{C}$ SOIC
Derating Factors (To Ambient) SOIC
Storage Temperature
Operating Temperature (Die)
Operating Temperature (Ambient)
Lead Temperature ( 5 sec )
800 mW
$4 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
$-45^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
$260^{\circ} \mathrm{C}$

## Logic Block Diagram



Electrical Characteristics: (Over operating temperature range with $\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{PP}}$ IN $=12 \mathrm{~V}$ unless otherwise specified.)

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INPUT |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Logic 1 Input Voltage |  | 2.2 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Logic 0 Input Voltage |  |  |  | 0.8 | V |
| $\mathrm{V}_{\text {IN }}($ Max $)$ | Input Voltage Range |  | -5 |  | $\mathrm{V}_{\mathrm{DD}}$ | V |
| 1 N | Input Current | $0 \mathrm{~V}<\mathrm{V}_{\text {IN }}<\mathrm{V}_{\mathrm{DD}}$ |  |  | $\pm 1$ | $\mu \mathrm{A}$ |
| EACH OUTPUT |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Clamp Low Output Voltage | $\mathrm{EN} 0=\mathrm{EN} 1=\mathrm{HiZ}=0, \mathrm{I}_{\text {SINK }}=1.6 \mathrm{~mA}$ |  |  | 0.4 | v |
| $\mathrm{l}_{\text {OUt, }} \mathrm{Hi}-\mathrm{Z}$ | High Impedance Output Leakage Current | $\begin{aligned} & \mathrm{EN} 0=\mathrm{EN} 1=0, \mathrm{HiZ}=1 . \\ & 0 \leq \mathrm{VPP} \text { OUT } \leq 12 \mathrm{~V} \end{aligned}$ |  | 1 | 10 | $\mu \mathrm{A}$ |
| $\mathrm{R}_{\mathrm{OC}}$ | Clamp Low Output Resistance | $\begin{aligned} & \text { Resistance to Ground. I } \mathrm{S}_{\mathrm{SINK}}=2 \mathrm{~mA} \\ & \mathrm{ENO}=\mathrm{EN} 1=0, \mathrm{HiZ}=0 . \end{aligned}$ |  | 130 | 250 | $\Omega$ |
| $\mathrm{R}_{\mathrm{O}}$ | Switch Resistance, $\mathrm{V}_{\mathrm{PP} \text { OUT }}=\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{I}_{\text {PP OUT }}=-10 \mathrm{~mA}$ (Sourcing) |  | 2.5 | 5 | $\Omega$ |
| $\mathrm{R}_{\mathrm{O}}$ | Switch Resistance, <br> $\mathrm{V}_{\text {PP OUT }}=\mathrm{V}_{\text {PP IN }}$ | IPP OUT $=-100 \mathrm{~mA}$ (Sourcing) |  | 0.5 | 1 | $\Omega$ |

SWITCHING TIME (See Figure 1)

| $t_{1}$ | Delay + Rise Time | $V_{\text {PP OUT }}=0 \mathrm{~V}$ to 5V (Notes 3, 5) |  | 15 | 50 | $\mu \mathrm{~s}$ |
| :--- | :--- | :--- | :--- | :---: | :---: | :---: |
| $\mathrm{t}_{2}$ | Delay + Rise Time | $\mathrm{V}_{\text {PP OUT }}=5 \mathrm{~V}$ to 12V (Notes 3, 5) |  | 12 | 50 | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{3}$ | Delay + Fall Time | $\mathrm{V}_{\text {PP OUT }}=12 \mathrm{~V}$ to 5V (Notes 3, 5) |  | 25 | 75 | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{4}$ | Delay + Fall Time | $\mathrm{V}_{\text {PP OUT }}=5 \mathrm{~V}$ to 0V (Notes 3, 5) |  | 45 | 100 | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{5}$ | Output Turn-On Delay | $\mathrm{V}_{\text {PP out }}=$ Hi-Z to 5V (Notes 4, 5) |  | 10 | 50 | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{6}$ | Output Turn-Off Delay | $\mathrm{V}_{\text {PP OUT }}=5 \mathrm{~V}$ to Hi-Z (Notes 4, 5) |  | 75 | 200 | ns |

## POWER SUPPLY

| ${ }^{\text {dD }}$ | $\mathrm{V}_{\mathrm{DD}}$ Supply Current |  | - | 1 | $\mu \mathrm{A}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{\text {I Cc }}$ | $\mathrm{V}_{\text {CC }}$ Supply Current | IPP OUT $=0$ | - | 1 | $\mu \mathrm{A}$ |
| $\mathrm{l}_{\text {PP }}$ | IPP Supply Current | $\begin{aligned} & V_{\text {PP OUT1 }}=V_{\text {PPOUT2 }}=0 \mathrm{~V} \text { or } \mathrm{V}_{\text {PP }} . \\ & I_{\text {PPOUT }}=0 . \end{aligned}$ | - | 10 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\text {PP OUT1 }}=\mathrm{V}_{\text {PPOUT2 }}=\mathrm{V}_{\text {CC }}$ | 20 | 80 | $\mu \mathrm{A}$ |

Electrical Characteristics (continued)

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :--- | :--- | :--- | :--- | :--- | :---: | :---: |
| POWER SUPPLY, continued |  |  | 6 | V |  |  |
| $\mathrm{~V}_{\mathrm{CC}}$ | Operating Input Voltage |  | 2.8 |  | 6 | V |
| $\mathrm{~V}_{\mathrm{DD}}$ | Operating Input Voltage |  | 8.0 |  | 14.5 | V |
| $\mathrm{~V}_{\text {PP IN }}$ | Operating Input Voltage |  |  |  |  |  |

NOTE 1: Functional operation above the absolute maximum stress ratings is not implied.
NOTE 2: Static-sensitive device. Store only in conductive containers. Handling personnel and equipment should be grounded to prevent damage from static discharge.
NOTE 3: With $R_{L}=2.9 \mathrm{k} \Omega$ and $C_{\text {out }}=0.1 \mu \mathrm{~F}$ on $\mathrm{V}_{\text {PP out }}$.
NOTE 4: $\quad R_{L}=2.9 k \Omega$. $R_{L}$ is connected to $V_{c c}$ during $t_{5}$, and is connected to ground during $t_{6}$. NOTE 5: Rise and fall times are measured to $90 \%$ of the difference of initial and final values.


Figure 1. Timing Diagram.

## Applications Information

PCMCIA $\mathrm{V}_{\text {PP } 1}$ and $\mathrm{V}_{\text {PP2 }}$ control is easily accomplished using the MIC2558 voltage selector/switch IC. Two control bits per $\mathrm{V}_{\text {PP OUT }}$ pin determine output voltage and standby/ operate mode condition. Output voltages of OV (defined as less than 0.4 V$), \mathrm{V}_{\mathrm{CC}}(3.3 \mathrm{~V}$ or 5 V$), \mathrm{V}_{\mathrm{PP}}$, or a high impedance state, are available. When either the high impedance or low voltage conditions are selected, the device switches into "sleep" mode and draws only nanoamperes of leakage current.

The MIC2558 is a dual low-resistance power MOSFET switching matrix that operates from the computer system main power supply. Device power is obtained from $\mathrm{V}_{\mathrm{DD}}$, which may be either 3.3 V or 5 V , and FET drive is obtained from $\mathrm{V}_{\mathrm{PP} \text { IN }}$ (usually +12 V ). Internal break-before-make switches determine the output voltage and device mode. $\mathrm{V}_{\mathrm{PP} 1}$ and $\mathrm{V}_{\mathrm{PP} 2}$ are completely indepenent from each other.

## Supply Bypassing

For best results, bypass $\mathrm{V}_{\mathrm{CC}}$ and $\mathrm{V}_{\mathrm{PP} \text { IN }}$ inputs with $1 \mu \mathrm{~F}$ capacitors. Both $\mathrm{V}_{\text {PP OUT }}$ pins should have a $0.01 \mu \mathrm{~F}$ to $0.1 \mu \mathrm{~F}$ capacitor for noise reduction and electrostatic discharge (ESD) damage prevention. Larger values of output capacitor will create large current spikes during transitions, requiring larger bypass capacitors on the $\mathrm{V}_{\mathrm{CC}}$ and $\mathrm{V}_{\mathrm{PP} \text { IN }}$ pins.


Figure 2. MIC2558 Typical two slot PCMCIA application with dual $\mathrm{V}_{\mathrm{cc}}(5.0 \mathrm{~V}$ or 3.3 V$)$.


Figure 3. MIC2558 Typical two slot PCMCIA application with single $5.0 \mathrm{~V} \mathrm{~V}_{\mathrm{cc}}$.

## PCMCIA Implementation

The Personal Computer Memory Card International Association (PCMCIA) specification requires two $\mathrm{V}_{\mathrm{PP}}$ supply pins per PCMCIA slot. $\mathrm{V}_{\mathrm{PP}}$ is primarily used for programming Flash (EEPROM) memory cards. The two $\mathrm{V}_{\mathrm{PP}}$ supply pins may be programmed to different voltages. Fully implementing PCMCIA specifications requires a MIC2558 and a controller. Figure 2 shows this full configuration, supporting both 5.0 V and $3.3 \mathrm{~V} \mathrm{~V}_{\mathrm{CC}}$ operation. Figure 3 is a simplified design with fixed $V_{C C}=5 \mathrm{~V}$.
When a memory card is initially inserted, it should receive $\mathrm{V}_{\mathrm{CC}}$ - usually $5.0 \mathrm{~V} \pm 5 \%$. The card sends a handshaking data stream to the controller, which then determines whether or not this card requires $\mathrm{V}_{\mathrm{PP}}$ and if the card is designed for 5.0 V or $3.3 \mathrm{~V} \mathrm{~V}_{\mathrm{CC}}$. If the card uses $3.3 \mathrm{~V} \mathrm{~V}_{\mathrm{CC}}$, the controller commands this change, which is reflected on the $\mathrm{V}_{\mathrm{CC}}$ pins of both the PCMCIA slot and the MIC2558.

During Flash memory programming, the PCMCIA controller outputs a $(1,0)$ to one or both halves of the MIC2558, which connects $\mathrm{V}_{\text {PP IN }}$ to $\mathrm{V}_{\text {PP OUT1 }}$ and/or $\mathrm{V}_{\text {PP OUT2 }}$. The low ON resistance of the MIC2558 switch requires only a small bypass capacitor on the $V_{\text {PP OUT }}$ pins, with the main filtering
action performed by a large filter capacitor on $\mathrm{V}_{\mathrm{PP}}$ IN . The $\mathrm{V}_{\text {PP OUT }}$ transition from $\mathrm{V}_{\text {CC }}$ to 12.0 V typically takes $25 \mu \mathrm{~S}$. After programming is completed, the controller outputs a $(0,1)$ to the MIC2558, which then reduces $V_{\text {PP OUT }}$ to the $V_{C C}$ level. Break-before-make switching action reduces switching transients and lowers maximum current spikes through the switch from the output capacitor.

If no card is inserted, or the system is in sleep mode, the controller outputs either a $(0,0)$ or a $(1,1)$ to the MIC2558. Either input places the switch into shutdown mode, where current consumption drops even further.

The HiZ/Low input controls the optional logic low output clamp. With HiZ/Low in the high state and $\mathrm{ENO}=\mathrm{EN} 1=0$, $\mathrm{V}_{\text {PP OUT }}$ enters a high impedance (open) state. With HiZ/ Low in the low state and ENO $=E N 1=0, V_{\text {PP OUT }}$ is clamped to ground, providing a logic low signal. The clamp does not require any $D C$ bias current for operation.

MOSFET drive and bias voltage is derived from $V_{P P}$ IN . Internal device control logic is powered from $V_{D D}$, which should be connected to the same supply voltage as the PCMCIA controller (normally either 3.3 V or 5 V ).

## Output Current

MIC2558 output switches are capable of far more current than usually needed in PCMCIA applications. PCMCIA $\mathrm{V}_{\text {PP }}$ output current is limited primarily by switch resistance voltage $\operatorname{drop}(\mathbf{I} \times \mathbf{R})$ and the requirement that $\mathrm{V}_{\mathrm{PP} \text { OUT }}$ cannot drop more than $5 \%$ below nominal. $V_{\text {PP OUT }}$ will survive output short circuits to ground if $\mathrm{V}_{\mathrm{PP} \text { IN }}$ or $\mathrm{V}_{\mathrm{CC}}$ are current limited by the regulator that supplies these voltages.


## VCC Switching and Control Block

Figure 3. Full PCMCIA Implementation of $\mathrm{V}_{\mathrm{PP}}$ and $\mathrm{V}_{\mathrm{cC}}$ switching using MIC2558 and MIC2951 voltage regulator.

## General Description

The MIC2559 Dual Vpp Matrix switches the four voltages required by PCMCIA (Personal Computer Memory Card International Association) card $\mathrm{V}_{\text {PP1 }}$ and $\mathrm{V}_{\text {PP2 }}$ Pins. The MIC2559 provides selectable 0V, 3.3V, 5.0V, or 12.0 V ( $\pm 5 \%$ ) from the system power supply to $\mathrm{V}_{\mathrm{PP} 1}$ and $\mathrm{V}_{\mathrm{PP} 2}$. Output voltage is selected by two digital inputs per $\mathrm{V}_{\mathrm{PP}}$ pin. Output current ranges up to 120 mA . Four output states, $\mathrm{V}_{\mathrm{PP}}, \mathrm{V}_{\mathrm{CC}}$, high impedance, and active logic low are available, and $\mathrm{V}_{\mathrm{PP} 1}$ is independent of $\mathrm{V}_{\text {PP2 }}$. An auxiliary control input determines whether the high impedance (open) state or low logic state is asserted.

In standby mode or full operation, the device draws very little quiescent current, typically less than $1 \mu \mathrm{~A}$.

The MIC2559 is available in a 14 -pin SOIC.

## Applications

- PCMCIA V ${ }_{\text {PP }}$ Pin Voltage Switch
- Power Supply Management


## Features

- Complete PCMCIA V ${ }_{\text {PP }}$ Switch Matrix in a Single IC
- Dual Matrix allows independent $\mathrm{V}_{\text {PP1 }}$ and $\mathrm{V}_{\text {PP2 }}$
- Digital Selection of $0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}, \mathrm{V}_{\mathrm{PP}}$, or High Impedance Output
- No $\mathrm{V}_{\text {PPOUT }}$ Overshoot or Switching Transients
- Break-Before-Make Switching
- Ultra Low Power Consumption
- $120 \mathrm{~mA} \mathrm{~V}_{\mathrm{PP}}(12 \mathrm{~V})$ Output Current
- Optional Active Source Clamp for Zero Volt Condition
- 3.3V or 5V Supply Operation
- 14-Pin SOIC Package


## Ordering Information

| Part Number | Temperature Range | Package |
| :--- | :---: | :---: |
| MIC2559BM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14-pin SOIC |
| MIC2559BM T\&R | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14-SO Tape \& Reel* |

* 2,500 Parts per reel.


## Typical Application



## Pin Configuration



| EN1 | EN0 | Hi-Z/ $\overline{\text { Low }}$ | $\mathbf{V}_{\text {PP out }}$ |
| :---: | :---: | :---: | :--- |
| 0 | 0 | 0 | OV, (Sink current) |
| 0 | 0 | 1 | Hi-Z (No Connect) |
| 0 | 1 | x | $\mathrm{V}_{\text {CC }}$ (3.3V or 5.0V) |
| 1 | 0 | x | $\mathrm{V}_{\text {PP }}$ |
| 1 | 1 | x | Hi-Z (No Connect) |

## Absolute Maximum Ratings (Notes 1 and 2)

Power Dissipation, $\mathrm{T}_{\text {AMBIENT }} \leq 25^{\circ} \mathrm{C}$ Derating Factors (To Ambient)
Storage Temperature
Operating Temperature (Die)
Operating Temperature (Ambient)
Lead Temperature ( 5 sec )
800 mW
$4 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
$125^{\circ} \mathrm{C}$
$-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
$260^{\circ} \mathrm{C}$

$$
\begin{aligned}
& \text { Supply Voltage, } \mathrm{V}_{\text {PP }} \text { IN } \\
& \mathrm{V}_{\mathrm{CC}} \\
& \mathrm{~V}_{\mathrm{DD}} \\
& \text { Logic Input Voltages } \\
& \text { Output Current (each Output) } \\
& \mathrm{V}_{\text {PP OUT }}=12 \mathrm{~V} \\
& \mathrm{~V}_{\text {PP OUT }}=\mathrm{V}_{\mathrm{CC}}
\end{aligned}
$$

## Logic Block Diagram



Electrical Characteristics: (Over operating temperature range with $\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{PP}}$ IN $=12 \mathrm{~V}$ unless otherwise specified.)

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INPUT |  |  |  |  |  |  |
| $\mathrm{V}_{1 \mathrm{H}}$ | Logic 1 Input Voltage |  | 2.2 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Logic 0 Input Voltage |  |  |  | 0.8 | V |
| $\mathrm{V}_{\text {IN }}($ Max $)$ | Input Voltage Range |  | -5 |  | $\mathrm{V}_{\mathrm{DD}}$ | V |
| IN | Input Current | $0 \mathrm{~V}<\mathrm{V}_{\text {IN }}<\mathrm{V}_{\mathrm{DD}}$ |  |  | $\pm 1$ | $\mu \mathrm{A}$ |
| EACH OUTPUT |  |  |  |  |  |  |
| $\mathrm{V}_{\text {OL }}$ | Clamp Low Output Voltage | $\mathrm{ENO}=\mathrm{EN} 1=\mathrm{HiZ}=0, \mathrm{I}_{\text {SINK }}=1.6 \mathrm{~mA}$ |  |  | 0.4 | V |
| $\mathrm{l}_{\text {OUT, }} \mathrm{Hi}-\mathrm{Z}$ | High Impedance Output Leakage Current | $\begin{aligned} & \mathrm{ENO}=\mathrm{EN} 1=0, \mathrm{HiZ}=1 . \\ & 0 \leq \mathrm{V}_{\text {PP }} \text { OUT } \leq 12 \mathrm{~V} \end{aligned}$ |  | 1 | 10 | $\mu \mathrm{A}$ |
| $\mathrm{R}_{\mathrm{OC}}$ | Clamp Low Output Resistance | $\begin{aligned} & \text { Resistance to Ground. I } \operatorname{I} \text { INK }=2 \mathrm{~mA} \\ & \mathrm{ENO}=\mathrm{EN} 1=0, \mathrm{HiZ}=0 . \end{aligned}$ |  | 130 | 250 | $\Omega$ |
| $\mathrm{R}_{\mathrm{O}}$ | Switch Resistance, $\mathrm{V}_{\mathrm{PP} \text { OUT }}=\mathrm{V}_{\mathrm{CC}}$ | $\begin{aligned} & \text { Ipp out }=-100 \mathrm{~mA} \text { (Sourcing) } \\ & \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+60^{\circ} \mathrm{C} \end{aligned}$ |  | 0.8 | 1.5 | $\Omega$ |
| $\mathrm{R}_{\mathrm{O}}$ | Switch Resistance, $V_{\text {PP OUT }}=V_{\text {PP IN }}$ | IPP OUT $=-100 \mathrm{~mA}$ (Sourcing) |  | 0.5 | 1 | $\Omega$ |

SWITCHING TIME (See Figure 1)

| $t_{1}$ | Delay + Rise Time | $V_{\text {PP OUT }}=0 \mathrm{~V}$ to 5V (Notes 3, 5) |  | 15 | 50 | $\mu \mathrm{~s}$ |
| :--- | :--- | :--- | :--- | :---: | :---: | :---: |
| $\mathrm{t}_{2}$ | Delay + Rise Time | $\mathrm{V}_{\text {PP OUT }}=5 \mathrm{~V}$ to 12V (Notes 3, 5) |  | 12 | 50 | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{3}$ | Delay + Fall Time | $\mathrm{V}_{\text {PP OUT }}=12 \mathrm{~V}$ to 5V (Notes 3, 5) |  | 25 | 75 | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{4}$ | Delay + Fall Time | $\mathrm{V}_{\text {PP OUT }}=5 \mathrm{~V}$ to 0V (Notes 3, 5) |  | 45 | 100 | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{5}$ | Output Turn-On Delay | $\mathrm{V}_{\text {PP out }}=$ Hi-Z to 5V (Notes 4, 5) |  | 10 | 50 | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{6}$ | Output Turn-Off Delay | $\mathrm{V}_{\text {PP OUT }}=5 \mathrm{~V}$ to Hi-Z (Notes 4, 5) |  | 75 | 200 | ns |

## POWER SUPPLY

| ${ }^{\text {dD }}$ | $\mathrm{V}_{\mathrm{DD}}$ Supply Current |  | - | 1 | $\mu \mathrm{A}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{\text {I Cc }}$ | $\mathrm{V}_{\text {CC }}$ Supply Current | IPP OUT $=0$ | - | 1 | $\mu \mathrm{A}$ |
| $l_{\text {PP }}$ | IPP Supply Current | $\begin{aligned} & V_{\text {PP OUT1 }}=V_{\text {PPOUT2 }}=0 \mathrm{~V} \text { or } \mathrm{V}_{\mathrm{PP}} . \\ & I_{\text {PPOUT }}=0 . \end{aligned}$ | - | 10 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\text {PP OUT1 }}=\mathrm{V}_{\text {PPOUT2 }}=\mathrm{V}_{\text {CC }}$ | 20 | 80 | $\mu \mathrm{A}$ |

Electrical Characteristics (continued)

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :--- | :--- | :--- | :--- | :--- | :---: | :---: |
| POWER SUPPLY, continued |  |  | 6 | V |  |  |
| $\mathrm{~V}_{\mathrm{CC}}$ | Operating Input Voltage |  | 2.8 |  | 6 | V |
| $\mathrm{~V}_{\mathrm{DD}}$ | Operating Input Voltage |  | 8.0 |  | 14.5 | V |
| $\mathrm{~V}_{\text {PP IN }}$ | Operating Input Voltage |  |  |  |  |  |

NOTE 1: Functional operation above the absolute maximum stress ratings is not implied.
NOTE 2: Static-sensitive device. Store only in conductive containers. Handling personnel and equipment should be grounded to prevent damage from static discharge.
NOTE 3: With $R_{L}=2.9 \mathrm{k} \Omega$ and $C_{\text {out }}=0.1 \mu \mathrm{~F}$ on $\mathrm{V}_{\text {PP out }}$.
NOTE 4: $\quad R_{L}=2.9 k \Omega$. $R_{L}$ is connected to $V_{c c}$ during $t_{5}$, and is connected to ground during $t_{6}$. NOTE 5: Rise and fall times are measured to $90 \%$ of the difference of initial and final values.


Figure 1. Timing Diagram.

## Applications Information

PCMCIA $\mathrm{V}_{\text {PP } 1}$ and $\mathrm{V}_{\mathrm{PP} 2}$ control is easily accomplished using the MIC2559 voltage selector/switch IC. Two control bits per $\mathrm{V}_{\text {PP OUT }}$ pin determine output voltage and standby/ operate mode condition. Output voltages of OV (defined as less than 0.4 V$), \mathrm{V}_{\mathrm{CC}}(3.3 \mathrm{~V}$ or 5 V$), \mathrm{V}_{\mathrm{PP}}$, or a high impedance state, are available. When either the high impedance or low voltage conditions are selected, the device switches into "sleep" mode and draws only nanoamperes of leakage current.

The MIC2559 is a dual low-resistance power MOSFET switching matrix that operates from the computer system main power supply. Device power is obtained from $\mathrm{V}_{\mathrm{DD}}$, which may be either 3.3 V or 5 V , and FET drive is obtained from $\mathrm{V}_{\mathrm{PP} \text { IN }}$ (usually +12 V ). Internal break-before-make switches determine the output voltage and device mode. $\mathrm{V}_{\mathrm{PP} 1}$ and $\mathrm{V}_{\mathrm{PP} 2}$ are completely indepenent from each other.

## Supply Bypassing

For best results, bypass $\mathrm{V}_{\mathrm{CC}}$ and $\mathrm{V}_{\mathrm{PP} \text { IN }}$ inputs with $1 \mu \mathrm{~F}$ capacitors. Both $\mathrm{V}_{\text {PP OUT }}$ pins should have a $0.01 \mu \mathrm{~F}$ to $0.1 \mu \mathrm{~F}$ capacitor for noise reduction and electrostatic discharge (ESD) damage prevention. Larger values of output capacitor will create large current spikes during transitions, requiring larger bypass capacitors on the $\mathrm{V}_{\mathrm{CC}}$ and $\mathrm{V}_{\mathrm{PP} \text { IN }}$ pins.


Figure 2. MIC2559 Typical two slot PCMCIA application with dual $\mathrm{V}_{\mathrm{cc}}(5.0 \mathrm{~V}$ or 3.3 V$)$.


Figure 3. MIC2559 Typical two slot PCMCIA application with single $5.0 \mathrm{~V} \mathrm{~V}_{\mathrm{cc}}$.

## PCMCIA Implementation

The Personal Computer Memory Card International Association (PCMCIA) specification, version 2.0 (September, 1991), requires two $\mathrm{V}_{\mathrm{PP}}$ supply pins per PCMCIA slot. $\mathrm{V}_{\mathrm{PP}}$ is primarily used for programming Flash (EEPROM) memory cards. The two $\mathrm{V}_{\mathrm{PP}}$ supply pins may be programmed to different voltages. Fully implementing PCMCIA specifications requires a MIC2559 and a controller. Figure 2 shows this full configuration, supporting both 5.0 V and $3.3 \mathrm{~V} \mathrm{~V}_{\mathrm{CC}}$ operation. Figure 3 is a simplified design with fixed $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$.
When a memory card is initially inserted, it should receive $\mathrm{V}_{\mathrm{CC}}$ - usually $5.0 \mathrm{~V} \pm 5 \%$. The card sends a handshaking data stream to the controller, which then determines whether or not this card requires $\mathrm{V}_{\mathrm{PP}}$ and if the card is designed for 5.0 V or $3.3 \mathrm{~V} \mathrm{~V}_{\mathrm{CC}}$. If the card uses $3.3 \mathrm{~V} \mathrm{~V}_{\mathrm{CC}}$, the controller commands this change, which is reflected on the $\mathrm{V}_{\mathrm{CC}}$ pins of both the PCMCIA slot and the MIC2559.

During Flash memory programming, the PCMCIA controller outputs a $(1,0)$ to one or both halves of the MIC2559, which connects $\mathrm{V}_{\text {PP IN }}$ to $\mathrm{V}_{\text {PP OUT1 }}$ and/or $\mathrm{V}_{\text {PP OUT2 }}$. The low ON resistance of the MIC2559 switch requires only a small bypass capacitor on the $\mathrm{V}_{\text {PP OUT }}$ pins, with the main filtering
action performed by a large filter capacitor on $\mathrm{V}_{\mathrm{PP}}$ IN . The $\mathrm{V}_{\text {PP OUT }}$ transition from $\mathrm{V}_{\text {CC }}$ to 12.0 V typically takes $25 \mu \mathrm{~S}$. After programming is completed, the controller outputs a $(0,1)$ to the MIC2559, which then reduces $V_{\text {PP OUT }}$ to the $V_{C C}$ level. Break-before-make switching action reduces switching transients and lowers maximum current spikes through the switch from the output capacitor.

If no card is inserted, or the system is in sleep mode, the controller outputs either a $(0,0)$ or a $(1,1)$ to the MIC2559. Either input places the switch into shutdown mode, where current consumption drops even further.

The HiZ/Low input controls the optional logic low output clamp. With HiZ/Low in the high state and $\mathrm{ENO}=\mathrm{EN} 1=0$, $\mathrm{V}_{\text {PP OUT }}$ enters a high impedance (open) state. With HiZ/ Low in the low state and EN0 $=E N 1=0, V_{\text {PP }}$ OUT is clamped to ground, providing a logic low signal. The clamp does not require any DC bias current for operation.

MOSFET drive and bias voltage is derived from $V_{P P}$ IN . Internal device control logic is powered from $V_{D D}$, which should be connected to the same supply voltage as the PCMCIA controller (normally either 3.3 V or 5 V ).

## Output Current

MIC2559 output switches are capable of far more current than usually needed in PCMCIA applications. PCMCIA $\mathrm{V}_{\text {PP }}$ output current is limited primarily by switch resistance voltage $\operatorname{drop}(\mathbf{I} \times \mathbf{R})$ and the requirement that $\mathrm{V}_{\mathrm{PP} \text { OUT }}$ cannot drop more than $5 \%$ below nominal. $V_{\text {PP OUT }}$ will survive output short circuits to ground if $\mathrm{V}_{\mathrm{PP} \text { IN }}$ or $\mathrm{V}_{\mathrm{CC}}$ are current limited by the regulator that supplies these voltages.

$V_{C C}$ Switching and Control Block
Figure 3. Full PCMCIA Implementation of $\mathrm{V}_{\mathrm{pp}}$ and $\mathrm{V}_{\mathrm{cC}}$ switching using MIC2559 and MIC2951 voltage regulator.

PCMCIA Card Socket $V_{c c} \& V_{\text {PP }}$ Switching Matrix

## General Description

The MIC2560 V ${ }_{\text {CC }}$ \& $\mathrm{V}_{\mathrm{PP}}$ Matrix controls PCMCIA (Personal Computer Memory Card International Association) memory card power supply pins, both $\mathrm{V}_{\mathrm{cc}}$ and $\mathrm{V}_{\mathrm{PP}}$. The MIC2560 switches voltages from the system power supply to $\mathrm{V}_{\mathrm{CC}}$ and $\mathrm{V}_{\mathrm{PP}}$. The MIC2560 switches between the three $\mathrm{V}_{\mathrm{cC}}$ voltages (OFF, 3.3V and 5.0 V ) and the $\mathrm{V}_{\mathrm{PP}}$ voltages (OFF, $0 \mathrm{~V}, 3.3 \mathrm{~V}$, 5 V , or 12.0 V ) required by PCMCIA cards. Output voltage is selected by two digital inputs for each output and output current ranges up to 1 A for $\mathrm{V}_{\mathrm{CC}}$ and 200 mA for $\mathrm{V}_{\text {PP }}$.
The MIC2560 provides power management capability under the control of the PC Card controller and features overcurrent and thermal protection of the power outputs, zero current "sleep" mode, suspend mode, low power dynamic mode, and ON/OFF control of the PCMCIA socket power.

The MIC2560 is designed for efficient operation. In standby ("sleep") mode the device draws very little quiescent current, typically $0.01 \mu \mathrm{~A}$. The device and PCMCIA ports are protected by current limiting and overtemperature shutdown. Full cross-conduction lockout protects the system power supply.

## Ordering Information

| Part Number | Temperature Range | Package |
| :--- | :---: | :---: |
| MIC2560-0BWM | $-40^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 16 -pin Wide SOIC |
| MIC2560-1BWM | $-40^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 16 -pin Wide SOIC |
| MIC2560-2BWM | $-40^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 16 -pin Wide SOIC |

Refer to the Control Logic Table for an explanation of the differences between the three MIC2560 versions.

## Applications

- PCMCIA Power Supply Pin Voltage Switch
- Font Cards for Printers and Scanners
- Data Collection Systems
- Machine Control Data Input Systems
- Wireless Communications
- Bar Code Data Collection Systems
- Instrumentation Configuration/Datalogging
- Docking Stations (portable and desktop)
- Power Supply Management
- Power Analog Switching


## Features

- Complete PCMCIA $\mathrm{V}_{\mathrm{CC}}$ and $\mathrm{V}_{\mathrm{PP}}$ Switch Matrix in a Single IC
- No External Components Required
- Logic Compatible with Industry Standard PCMCIA Controllers
- No Voltage Overshoot or Switching Transients
- Break-Before-Make Switching
- Output Current Limit and Over-Temperature Shutdown
- Digital Flag for Error Condition Indication
- Ultra Low Power Consumption
- Digital Selection of $\mathrm{V}_{\mathrm{CC}}$ and $\mathrm{V}_{\text {PP }}$ Voltages
- Over 1A V ${ }_{C C}$ Output Current
- 200 mA V $\mathrm{PP}(12 \mathrm{~V})$ Output Current
- Options for Direct Compatibility With Industry Standard PCMCIA Controllers
- 16-Pin SOIC Package


## Typical Application



## Pin Configuration



Note: both $\mathrm{V}_{\mathrm{cc} 3}$ IN pins must be connected. All three $\mathrm{V}_{\mathrm{cc}}$ OUT pins must be connected.

Absolute Maximum Ratings (Notes 1 and 2)


|  |
| :---: |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |

## Logic Block Diagram



Electrical Characteristics: (Over operating temperature range with $\mathrm{V}_{\mathrm{CC} 3} \operatorname{IN}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC5}} \operatorname{IN}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{PP}} \mathbb{I N}=12 \mathrm{~V}$ unless otherwise specified.)

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INPUT |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Logic 1 Input Voltage |  | 2.2 |  | 15 | V |
| $\mathrm{V}_{\text {IL }}$ | Logic 0 Input Voltage |  | -0.3 |  | 0.8 | V |
| $\mathrm{I}_{\mathrm{IN}}$ | Input Current | $0 \mathrm{~V}<\mathrm{V}_{\text {IN }}<5.5 \mathrm{~V}$ |  |  | $\pm 1$ | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {PP }}$ OUTPUT |  |  |  |  |  |  |
| $\begin{aligned} & \text { Ippout } \\ & \text { Hi-Z } \end{aligned}$ | High Impedance Output Leakage Current | Shutdown Mode $1 \mathrm{~V} \leq \mathrm{V}_{\text {PP OUT }} \leq 12 \mathrm{~V}$ |  | 1 | 10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {PPSC }}$ | Short Circuit Current Limit | $\mathrm{V}_{\text {PP OUT }}=0$ |  | 0.2 |  | A |
| $\mathrm{R}_{\mathrm{O}}$ | Switch Resistance, IPP OUT $=-100 \mathrm{~mA}$ (Sourcing) | $\begin{aligned} & \text { Select } V_{\text {PP OUT }}=12 \mathrm{~V} \\ & \text { Select } V_{\text {PP OUT }}=5 \mathrm{~V} \\ & \text { Select } V_{\text {PP OUT }}=3.3 \mathrm{~V} \end{aligned}$ |  | $\begin{gathered} 0.55 \\ 0.7 \\ 2 \end{gathered}$ | $\begin{aligned} & 1 \\ & 1 \\ & 3 \end{aligned}$ | $\Omega$ |
| $\mathrm{R}_{\mathrm{O}}$ | Switch Resistance, $I_{\text {PP OUT }}=50 \mu \mathrm{~A}$ | Select $\mathrm{V}_{\text {PP OUT }}=$ Clamped to Ground |  | 0.75 | 2 | $\mathrm{k} \Omega$ |

## $\mathrm{V}_{\mathrm{PP}}$ SWITCHING TIME

| $t_{1}$ | Output Turn-On Rise Time | $V_{\text {PP OUT }}=H i-Z$ to 5 V |  | 50 |  | $\mu \mathrm{~s}$ |
| :--- | :--- | :--- | :--- | :--- | :---: | :---: |
| $\mathrm{t}_{2}$ | Output Turn-On Rise Time | $\mathrm{V}_{\text {PP OUT }}=$ Hi-Z to 3.3 V |  | 40 |  | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{3}$ | Output Turn-On Rise Time | $\mathrm{V}_{\text {PP OUT }}=$ Hi-Z to 12 V |  | 300 | $\mu \mathrm{~s}$ |  |
| $\mathrm{t}_{4}$ | Output Rise Time | $\mathrm{V}_{\text {PP OUT }}=3.3 \mathrm{~V}$ or 5V to 12 V |  | 300 |  | $\mu \mathrm{~s}$ |

## $\mathrm{V}_{\text {CC }}$ OUTPUT

| $\begin{aligned} & \text { Iccout } \\ & \text { Hi-Z } \end{aligned}$ | High Impedance Output Leakage Current (Note 3) | $1 \mathrm{~V} \leq \mathrm{V}_{\text {CC OUT }} \leq 5 \mathrm{~V}$ |  | 1 | 10 | $\mu \mathrm{A}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{\text {I ccsc }}$ | Short Circuit Current Limit | $\mathrm{V}_{\text {CC OUT }}=0$ | 1 | 2 |  | A |
| $\mathrm{R}_{\mathrm{O}}$ | Switch Resistance, <br> $\mathrm{V}_{\text {CC OUT }}=5.0 \mathrm{~V}$ | ${ }^{\text {I CC OUT }}=-1000 \mathrm{~mA}$ (Sourcing) |  | 70 | 100 | $\mathrm{m} \Omega$ |
| $\mathrm{R}_{\mathrm{O}}$ | Switch Resistance, <br> $\mathrm{V}_{\text {CC OUT }}=3.3 \mathrm{~V}$ | $\mathrm{I}_{\text {CC OUT }}=-1000 \mathrm{~mA}$ (Sourcing) |  | 40 | 66 | $\mathrm{m} \Omega$ |
| $\mathrm{R}_{\mathrm{O}}$ | Switch Resistance, <br> $\mathrm{V}_{\text {CC OUT }}=$ Clamped to Ground <br> (MIC2560-2 only) | $\mathrm{I}_{\text {CC OUT }}=50 \mu \mathrm{~A}$ (Sinking) |  | 0.75 | 2 | k $\Omega$ |

## Electrical Characteristics (continued)

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## $\mathrm{V}_{\mathrm{CC}}$ SWITCHING TIME

| $t_{1}$ | Rise Time | $V_{\text {CC OUT }}=0 \mathrm{~V}$ to $3.3 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=1 \mathrm{~A}$ | 100 | 600 |  | $\mu \mathrm{~s}$ |
| :--- | :--- | :--- | :--- | :--- | :---: | :---: |
| $t_{2}$ | Rise Time | $\mathrm{V}_{\text {CC OUT }}=0 \mathrm{~V}$ to $5.0 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=1 \mathrm{~A}$ | 100 | 500 |  | $\mu \mathrm{~s}$ |
| $t_{3}$ | Fall Time | $\mathrm{V}_{\text {CC OUT }}=5.0 \mathrm{~V}$ to 3.3 V |  | 300 |  | $\mu \mathrm{~s}$ |
| $t_{4}$ | Rise Time | $\mathrm{V}_{\text {CC OUT }}=$ Hi-Z to 5 V |  | 400 |  | $\mu \mathrm{~s}$ |

## POWER SUPPLY

| ${ }^{\text {I CC5 }}$ | $\mathrm{V}_{\mathrm{CC5}}$ IN Supply Current | ${ }^{\text {I CC OUT }}=0$ |  | 0.01 | 10 | $\mu \mathrm{A}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{\text {I CC3 }}$ | $\mathrm{V}_{\text {CC3 }}$ IN Supply Current | $\begin{aligned} & V_{\text {CC OUT }}=5 \mathrm{~V} \text { or } 3.3 \mathrm{~V}, \mathrm{I}_{\text {CC OUT }}=0 \\ & \mathrm{~V}_{\text {CC OUT }}=\text { Hi-Z (Sleep Mode } \end{aligned}$ |  | $\begin{gathered} 30 \\ 0.01 \end{gathered}$ | $\begin{aligned} & 50 \\ & 10 \end{aligned}$ | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {PP }} \mathrm{IN}$ | VPP IN Supply Current ( $\mathrm{I}_{\text {PP OUT }}=0$.) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}} \text { Active, } \mathrm{V}_{\mathrm{PP} \text { OUT }}=5 \mathrm{~V} \text { or } 3.3 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{PP} \text { OUT }}=\mathrm{Hi}-\mathrm{Z}, 0 \text { or } \mathrm{V}_{\mathrm{PP}} \end{aligned}$ |  | $\begin{gathered} 15 \\ 0.01 \end{gathered}$ | $\begin{aligned} & 50 \\ & 10 \end{aligned}$ | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{CC5}} \mathrm{IN}$ | Operating Input Voltage | $\mathrm{V}_{\mathrm{CC} 5} \mathrm{IN} \geq \mathrm{V}_{\mathrm{CC} 3} \mathrm{IN}$ | $\mathrm{V}_{\mathrm{CC3}} \mathrm{IN}$ | 5.0 | 6 | V |
| $\mathrm{V}_{\mathrm{CC3}} \mathrm{IN}$ | Operating Input Voltage | $\mathrm{V}_{\mathrm{CC3}} \mathrm{IN} \leq \mathrm{V}_{\mathrm{CC5}} \mathrm{IN}$ | 2.8 | 3.3 | $\mathrm{V}_{\mathrm{CC} 5} \mathrm{IN}$ | V |
| $\mathrm{V}_{\text {PP IN }}$ | Operating Input Voltage |  | 8.0 | 12.0 | 14.5 | V |

SUSPEND MODE (NOTE 4)

| ${ }^{\text {I CC3 }}$ | Active Mode Current | $\mathrm{V}_{\mathrm{PP} \text { IN }}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC} 5}=\mathrm{V}_{\mathrm{CC} 3}=3.3 \mathrm{~V}$ <br> $V_{C C 3}=$ Enabled <br> $\mathrm{V}_{\mathrm{PP}}=$ Disabled (Hi-Z or 0V) | 30 | $\mu \mathrm{A}$ |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{R}_{\text {ON }} \mathrm{V}_{\mathrm{cc}}$ | $\mathrm{V}_{\text {cC OUT }} \mathrm{R}_{\text {ON }}$ | $V_{\text {PP IN }}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC} 5}=\mathrm{V}_{\mathrm{CC} 3}=3.3 \mathrm{~V}$ <br> $V_{C C 3}=$ Enabled <br> $\mathrm{V}_{\mathrm{PP}}=$ Disabled (Hi-Z or 0V) | 4.5 | $\Omega$ |

NOTE 1: Functional operation above the absolute maximum stress ratings is not implied.
NOTE 2: Static-sensitive device. Store only in conductive containers. Handling personnel and equipment should be grounded to prevent damage from static discharge.
NOTE 3: Leakage current after 1,000 hours at $125^{\circ} \mathrm{C}$ may increase up to five times the initial limit.
NOTE 4: $\quad$ Suspend mode is a pseudo power-down mode the MIC2560 automatically allows when $\mathrm{V}_{\mathrm{PP}} \mathrm{IN}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{PP}}$ OUT is deselected, and $\mathrm{V}_{\mathrm{CC}}$ OUT $=3.3 \mathrm{~V}$ is selected. Under these conditions, the MIC2560 functions in a reduced capacity mode where $\mathrm{V}_{\mathrm{CC}}$ output of 3.3 V is allowed, but at lower current levels (higher switch ON resistance).

MIC2560-0 Control Logic Table

| Pin 5 <br> $\mathbf{V}_{\text {CC5_EN }}$ | Pin 6 <br> VC3_EN | Pin 8 <br> EN1 | Pin 7 <br> EN0 | Pins 2 \& 14 <br> $\mathbf{V}_{\text {CC OUT }}$ | Pin 13 <br> VPP OUT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | High Z | High Z |
| 0 | 0 | 0 | 1 | High Z | High Z |
| 0 | 0 | 1 | 0 | High Z | High Z |
| 0 | 0 | 1 | 1 | High Z | Clamped to Ground |
| 0 | 1 | 0 | 0 | 3.3 | High Z |
| 0 | 1 | 0 | 1 | 3.3 | 3.3 |
| 0 | 1 | 1 | 0 | 3.3 | 12 |
| 0 | 1 | 1 | 1 | 3.3 | Clamped to Ground |
| 1 | 0 | 0 | 0 | 5 | High Z |
| 1 | 0 | 0 | 1 | 5 | 5 |
| 1 | 0 | 1 | 0 | 5 | 12 |
| 1 | 0 | 1 | 1 | 5 | Clamped to Ground |
| 1 | 1 | 0 | 0 | 3.3 | High Z |
| 1 | 1 | 0 | 1 | 3.3 | 3.3 |
| 1 | 1 | 1 | 0 | 3.3 | 5 |
| 1 | 1 | 1 | 1 | 3.3 | Clamped to Ground |

MIC2560-1 Logic (Compatible with Cirrus Logic CL-PD6710 \& CL-PD6720 Controllers)

| $\mathrm{V}_{\text {CC5_EN }}$ | $\begin{gathered} \text { Pin } 6 \\ \mathrm{~V}_{\mathrm{CC} 3 \_\mathrm{EN}} \end{gathered}$ | $\begin{gathered} \text { Pin } 8 \\ \text { VPP_PGM } \end{gathered}$ | $\begin{gathered} \text { Pin } 7 \\ \mathbf{V}_{\text {PP_ }} \mathbf{V}_{\text {CC }} \end{gathered}$ | Pins 2 \& 14 $V_{\text {CC OUT }}$ | $\begin{gathered} \text { Pin } 13 \\ \text { VPP OUT } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | High Z | Clamped to Ground |
| 0 | 0 | 0 | 1 | High Z | High Z |
| 0 | 0 | 1 | 0 | High Z | High Z |
| 0 | 0 | 1 | 1 | High Z | High Z |
| 0 | 1 | 0 | 0 | 5 | Clamped to Ground |
| 0 | 1 | 0 | 1 | 5 | 5 |
| 0 | 1 | 1 | 0 | 5 | 12 |
| 0 | 1 | 1 | 1 | 5 | High Z |
| 1 | 0 | 0 | 0 | 3.3 | Clamped to Ground |
| 1 | 0 | 0 | 1 | 3.3 | 3.3 |
| 1 | 0 | 1 | 0 | 3.3 | 12 |
| 1 | 0 | 1 | 1 | 3.3 | High Z |
| 1 | 1 | 0 | 0 | High Z | Clamped to Ground |
| 1 | 1 | 0 | 1 | High Z | High Z |
| 1 | 1 | 1 | 0 | High Z | High Z |
| 1 | 1 | 1 | 1 | High Z | High Z |

MIC2560-2 Logic (Compatible with Databook Controllers)

| Pin 5 <br> $\mathbf{v}_{\text {CCSEL0(1) }}$ | Pin 6 <br> $\mathbf{V P P S E L O ( 1 ) ~}$ | Pin 7 <br> $\mathbf{V}_{\text {CCSEL2(3) }}$ | Pins 2 \& 14 <br> $\mathbf{V}_{\text {CC OUT }}$ | Pin 13 <br> $\mathbf{V}_{\text {PP OUT }}$ |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | Clamped to Ground | Clamped to Ground |
| 1 | 1 | 0 | 3.3 V | 3.3 V |
| 0 | 0 | 0 | 3.3 V | 12 V |
| 1 | 0 | 0 | 3.3 V | Clamped to Ground |
| 0 | 1 | 1 | Clamped to Ground | Clamped to Ground |
| 1 | 1 | 1 | 5 V | 5 V |
| 0 | 0 | 1 | 5 V | 12 V |
| 1 | 0 | 1 | 5 V | Clamped to Ground |

The Databook DB86184 PCMCIA controller requires two $100 \mathrm{k} \Omega$ pull-down resistors from pins 5 and 7 to ground and a $100 \mathrm{k} \Omega$ pull-up resistor from pin 6 to +3.3 V (or +5 V ). Connect MIC2560-2 pin 8 to ground.
Note: other control logic patterns are available. Please contact Micrel for details.

## Applications Information

PCMCIA $V_{C C}$ and $V_{P P}$ control is easily accomplished using the MIC2560 voltage selector/switch IC. Four control bits determine $\mathrm{V}_{\text {CC OUT }}$ and $\mathrm{V}_{\text {PP OUT }}$ voltage and standby/ operate mode condition. $\mathrm{V}_{\text {PP OUT }}$ output voltages of $\mathrm{V}_{\mathrm{CC}}$ ( 3.3 V or 5 V ), $\mathrm{V}_{\mathrm{PP}}$, or a high impedance state are available. When the $\mathrm{V}_{\mathrm{CC}}$ high impedance condition is selected, the device switches into "sleep" mode and draws only nanoamperes of leakage current. An error flag falls low if the output is improper, because of overtemperature or overcurrent faults. Full protection from hot switching is provided which prevents feedback from the $V_{\text {PP OUT }}$ to the $\mathrm{V}_{\mathrm{CC}}$ inputs (from 12 V to 5 V , for example) by locking out the low voltage switch until $\mathrm{V}_{\text {PP OUT }}$ drops below $\mathrm{V}_{\mathrm{CC}}$. The $\mathrm{V}_{\mathrm{CC}}$ output is similarly protected against 5 V to 3.3 V shoot through.

The MIC2560 is a low-resistance power MOSFET switching matrix that operates from the computer system main power supply. Device logic power is obtained from $\mathrm{V}_{\mathrm{CC}}$ and internal MOSFET drive is obtained from the $\mathrm{V}_{\mathrm{PP}}$ IN pin (usually +12 V ) during normal operation. If +12 V is not available, the MIC2560 automatically switches into "suspend" mode, where $\mathrm{V}_{\text {CC OUT }}$ can be switched to 3.3 V , but at higher switch resistance. Internal break-before-make switches determine the output voltage and device mode.

## Supply Bypassing

External capacitors are not required for operation. The MIC2560 is a switch and has no stability problems. For best results however, bypass $\mathrm{V}_{\mathrm{CC} 3} \mathrm{IN}, \mathrm{V}_{\mathrm{CC} 5} \mathrm{IN}$, and $\mathrm{V}_{\mathrm{PP}} \mathrm{IN}$ inputs with filter capacitors to improve output ripple. As all internal device logic and voltage/current comparison functions are powered from the $\mathrm{V}_{\mathrm{CC}}$ IN line, supply bypass of this line is the most critical, and may be necessary in some cases. In the most stubborn layouts, up to $0.47 \mu \mathrm{~F}$ may be necessary. Both $\mathrm{V}_{\text {CC OUT }}$ and $\mathrm{V}_{\text {PP OUT }}$ pins may have $0.01 \mu \mathrm{~F}$ to $0.1 \mu \mathrm{~F}$ capacitors for noise reduction and electrostatic discharge (ESD) damage prevention. Larger values of output capacitor might create current spikes during transitions, requiring larger bypass capacitors on the $\mathrm{V}_{\mathrm{CC}} \mathrm{IN}, \mathrm{V}_{\mathrm{CC} 5} \mathrm{IN}$, and $\mathrm{V}_{\mathrm{PP}} \mathrm{IN}$ pins.

## PCMCIA Implementation

The MIC2560 is designed for compatibility with the Personal Computer Memory Card International Association's (PCMCIA) Specification, revision 2.1 as well as the PC Card Specification, (March 1995), including the CardBus option.

The Personal Computer Memory Card International Association (PCMCIA) specification requires two $\mathrm{V}_{\mathrm{PP}}$ supply pins per PCMCIA slot. $V_{P P}$ is primarily used for programming Flash (EEPROM) memory cards. The two $\mathrm{V}_{\mathrm{PP}}$ supply pins may be programmed to different voltages. Fully implementing PCMCIA specifications requires a MIC2560, a MIC2557 PCMCIA $V_{\text {PP }}$ Switching Matrix, and a controller. Figure 3 shows this full configuration, supporting both 5.0 V and $3.3 \mathrm{~V} \mathrm{~V}_{\mathrm{CC}}$ operation.


Figure 3. MIC2560 Typical PCMCIA memory card application with dual $\mathrm{V}_{\mathrm{cc}}(5.0 \mathrm{~V}$ or 3.3 V$)$ and separate $\mathrm{V}_{\mathrm{PP} 1}$ and $\mathrm{V}_{\mathrm{PP} 2}$.


Figure 4. MIC2560 Typical PCMCIA memory card application with dual $\mathrm{V}_{\mathrm{cc}}$ ( 5.0 V or 3.3 V ). Note that $\mathrm{V}_{\mathrm{PP} 1}$ and $\mathrm{V}_{\mathrm{PP} 2}$ are driven together.

However, many cost sensitive designs (especially notebook/ palmtop computers) connect $\mathrm{V}_{\text {PP } 1}$ to $\mathrm{V}_{\mathrm{PP} 2}$ and the MIC2557 is not required. This circuit is shown in Figure 4.
When a memory card is initially inserted, it should receive $\mathrm{V}_{\mathrm{CC}}$ - either $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ or $5.0 \mathrm{~V} \pm 5 \%$. The initial voltage is determined by a combination of mechanical socket "keys" and voltage sense pins. The card sends a handshaking data stream to the controller, which then determines whether or not this card requires $\mathrm{V}_{\mathrm{PP}}$ and if the card is designed for dual $\mathrm{V}_{\mathrm{CC}}$. If the card is compatible with and desires a different $\mathrm{V}_{\mathrm{CC}}$ level, the controller commands this change by disabling $\mathrm{V}_{\mathrm{CC}}$, waiting at least 100 ms , and then re-enabling the other $\mathrm{V}_{\mathrm{CC}}{ }^{\prime}$ voltage.

If no card is inserted or the system is in sleep mode, the controller outputs a $\left(\mathrm{V}_{\mathrm{CC}} \mathrm{IN}, \mathrm{V}_{\mathrm{CC} 5} \mathrm{IN}\right)=(0,0)$ to the MIC2560, which shuts down $V_{\text {CC }}$. This also places the switch into a high impedance output shutdown (sleep) mode, where current consumption drops to nearly zero, with only tiny CMOS leakage currents flowing.

During Flash memory programming with standard (+12V) Flash memories, the PCMCIA controller outputs a $(1,0)$ to the ENO, EN1 control pins of the MIC2560, which connects $\mathrm{V}_{\text {PP }}$ IN to $\mathrm{V}_{\text {PP OUT. }}$. The low ON resistance of the MIC2560 switches allow using small bypass capacitors (in some cases, none at all) on the $\mathrm{V}_{\text {CC OUT }}$ and $\mathrm{V}_{\text {PP OUT }}$ pins, with the main filtering action performed by a large filter capacitor on the input supply voltage to $\mathrm{V}_{\mathrm{PP}}$ IN (usually the main power supply filter capacitor is sufficient). The $\mathrm{V}_{\mathrm{PP}}$ OUT transition from $\mathrm{V}_{\mathrm{CC}}$ to 12.0 V typically takes $250 \mu \mathrm{~s}$. After programming is completed, the controller outputs a $(E N 1, E N O)=(0,1)$ to the MIC2560, which then reduces $\mathrm{V}_{\mathrm{PP}}$ out to the $\mathrm{V}_{\mathrm{CC}}$ level for read verification. Break-before-make switching action reduces switching transients and lowers maximum current spikes through the switch from the output capacitor. The flag comparator prevents having high voltage on the $\mathrm{V}_{\text {PP OUT }}$ capacitor from contaminating the $\mathrm{V}_{\mathrm{CC}}$ inputs, by disabling the low voltage $\mathrm{V}_{\text {PP }}$ switches until $\mathrm{V}_{\text {PP OUT }}$ drops below the $\mathrm{V}_{\mathrm{CC}}$
level selected. The lockout delay time varies with the load current and the capacitor on $\mathrm{V}_{\text {PP OUT }}$. With a $0.1 \mu \mathrm{~F}$ capacitor and nominal IPP OUT, the delay is approximately $250 \mu \mathrm{~s}$.

Internal drive and bias voltage is derived from $\mathrm{V}_{\mathrm{PP}}$ IN. Internal device control logic is powered from $\mathrm{V}_{\mathrm{CC}} \mathrm{IN}$. Input logic threshold voltages are compatible with common PCMCIA controllers using either 3.3 V or 5 V supplies. No pull-up resistors are required at the control inputs of the MIC2560.

## Output Current and Protection

MIC2560 output switches are capable of more current than needed in PC Card applications (1A) and meet or exceed all PCMCIA specifications. For system and card protection, output currents are internally limited. For full system protection, long term (millisecond or longer) output short circuits invoke overtemperature shutdown, protecting the MIC2560, the system power supplies, the card socket pins, and the memory card. Overtemperature shutdown typically occurs at a die temperature of $115^{\circ} \mathrm{C}$.

## Single $\mathrm{V}_{\mathrm{cc}}$ Operation

For PC Card slots requiring only a single $\mathrm{V}_{\mathrm{CC}}$, connect $V_{C C 3 / N}$ and $V_{C C 5 I N}$ together and to the system $V_{C C}$ supply (i.e., Pins 1, 3, and 15 are all connected to system $V_{C C}$ ). Either the $\mathrm{V}_{\mathrm{CC} 5}$ switch or the $\mathrm{V}_{\mathrm{CC}}$ switch may be used to enable the card slot $\mathrm{V}_{\mathrm{CC}}$; generally the $\mathrm{V}_{\mathrm{CC}}$ switch is preferred because of its lower ON resistance.

## Suspend Mode

An additional feature in the MIC2560 is a pseudo power-down mode, Suspend Mode, which allows operation without a $V_{\text {PP }}$ IN supply. In Suspend Mode, the MIC2560 supplies 3.3 V to $\mathrm{V}_{\text {CC }}$ OUT whenever a $\mathrm{V}_{\mathrm{CC}}$ output of 3.3 V is enabled by the PCMCIA controller. This mode allows the system designer the ability to turn OFF the $\mathrm{V}_{\mathrm{PP}}$ supply generator to save power when it is not specifically required. The PCMCIA card receives $\mathrm{V}_{\mathrm{CC}}$ at reduced capacity during Suspend Mode, as the switch resistance rises to approximately $4.5 \Omega$.


Figure 5. Circuit for generating bias drive for the $\mathrm{V}_{\mathrm{Cc}}$ switches when +12 V is not readily available.

## High Current $\mathrm{V}_{\mathrm{cc}}$ Operation Without a +12V Supply

Figure 5 shows the MIC2560 with $\mathrm{V}_{\mathrm{CC}}$ switch bias provided by a simple charge pump. This enables the system designer to achieve full $\mathrm{V}_{\mathrm{Cc}}$ performance without a +12 V supply, which is often helpful in battery powered systems that only provide +12 V when it is needed. These on-demand +12 V supplies generally have a quiescent current draw of a few
milliamperes, which is far more than the microamperes used by the MIC2560. The charge pump of figure 5 provides this low current, using about $100 \mu \mathrm{~A}$ when enabled. When $\mathrm{V}_{\text {PP }}$ OUT $=12 \mathrm{~V}$ is selected, however, the on-demand $\mathrm{V}_{\mathrm{PP}}$ generator must be used, as this charge pump cannot deliver the current required for Flash memory programming. The Schottky diode may not be necessary, depending on the configuration of the on-demand +12 V generator and whether any other loads are on this line.


## General Description

The MIC2561 V CC \& $\mathrm{V}_{\text {PP }}$ Matrix controls PCMCIA (Personal Computer Memory Card International Association) memory card power supply pins, both $\mathrm{V}_{\mathrm{CC}}$ and $\mathrm{V}_{\mathrm{PP}}$. The MIC2561 switches voltages from the system power supply to $\mathrm{V}_{\mathrm{CC}}$ and $\mathrm{V}_{\mathrm{PP}}$. The MIC2561 switches between the three $\mathrm{V}_{\mathrm{cc}}$ voltages (OFF, 3.3V and 5.0 V ) and the $\mathrm{V}_{\mathrm{pp}}$ voltages (OFF, $0 \mathrm{~V}, 3.3 \mathrm{~V}$, 5 V , or 12.0 V ) required by PCMCIA cards. Output voltage is selected by two digital inputs for each output and output current ranges up to 750 mA for $\mathrm{V}_{\mathrm{CC}}$ and 200 mA for $\mathrm{V}_{\mathrm{PP}}$. For higher $\mathrm{V}_{\mathrm{CC}}$ output current, please refer to the full-performance MIC2560.

The MIC2561 provides power management capability under the control of the PC Card controller and features overcurrent and thermal protection of the power outputs, zero current "sleep" mode, suspend mode, low power dynamic mode, and ON/OFF control of the PCMCIA socket power.

The MIC2561 is designed for efficient operation. In standby ("sleep") mode the device draws very little quiescent current, typically $0.01 \mu \mathrm{~A}$. The device and PCMCIA port is protected by current limiting and overtemperature shutdown. Full crossconduction lockout protects the system power supply.

## Ordering Information

| Part Number | Temperature Range | Package |
| :---: | :---: | :---: |
| MIC2561-0BM | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 14 -pin SOIC |
| MIC2561-1BM | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 14 -pin SOIC |

## Applications

- PCMCIA Power Supply Pin Voltage Switch
- Data Collection Systems
- Machine Control Data Input Systems
- Wireless Communications
- Bar Code Data Collection Systems
- Instrumentation Configuration/Datalogging
- Docking Stations (portable and desktop)
- Power Supply Management
- Power Analog Switching


## Features

- Complete PCMCIA $\mathrm{V}_{\mathrm{CC}}$ and $\mathrm{V}_{\mathrm{PP}}$ Switch Matrix in a Single IC
- No External Components Required
- Controlled Switching Times
- Logic Options for Compatible with Industry Standard PCMCIA Controllers
- No Voltage Overshoot or Switching Transients
- Break-Before-Make Switching
- Output Current Limit and Over-Temperature Shutdown
- Digital Flag for Error Condition Indication
- Ultra Low Power Consumption
- Digital Selection of $V_{C C}$ and $V_{P P}$ Voltages
- Over 750 mA of $\mathrm{V}_{\mathrm{CC}}$ Output Current
- 200mA of $\mathrm{V}_{\mathrm{PP}}$ Output Current
- 14-Pin SOIC Package


## Typical Application



Absolute Maximum Ratings (Notes 1 and 2)

| Power Dissipation, $\mathrm{T}_{\text {AMBIENT }} \leq 25^{\circ} \mathrm{C}$.... Internally Limited SOIC $\qquad$ 800 mW |
| :---: |
| Derating Factors (To Ambient) |
| SOIC ................................................... $4 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |
| Storage Temperature ......................... $65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Maximum Operating Temperature (Die) ............... $125^{\circ} \mathrm{C}$ |
| Operating Temperature (Ambient) ............. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| Lead Temperature ( 5 sec ) ................................. 260 |


| Supply Voltage, V ${ }_{\text {PP IN }}$........................................... 15 V |  |
| :---: | :---: |
| $\mathrm{V}_{\mathrm{CC} 3} \mathrm{IN} . . . . . .$. | $\mathrm{V}_{\mathrm{CC} 5} \mathrm{IN}$ |
|  |  |
| Logic Input Voltages | -0.3 V to +15 V |
| Output Current (each Output) |  |
| $\mathrm{V}_{\text {PP OUT }}$ | Internally Limited |
| $\mathrm{V}_{\text {CC OUT }}$ | Internally Limited |
| $\mathrm{V}_{\text {CC OUT }}$, Suspend Mo | . 600 mA |

## Pin Configuration



14-Pin SO Package
Note: Both $\mathrm{V}_{\mathrm{cc} 3}$ IN pins must be connected. All three $\mathrm{V}_{\mathrm{cc}}$ OUT pins must be connected.

## Logic Block Diagram



Electrical Characteristics: (Over operating temperature range with $\mathrm{V}_{\mathrm{CC} 3} \mathbb{N}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC} 5} \mathbb{N}=5.0 \mathrm{~V}, \mathrm{~V}_{\text {PP }} \mathbb{N}=12 \mathrm{~V}$ unless otherwise specified.)

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INPUT |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Logic 1 Input Voltage |  | 2.2 |  | 15 | V |
| $\mathrm{V}_{\text {IL }}$ | Logic 0 Input Voltage |  | -0.3 |  | 0.8 | V |
| $\mathrm{I}_{\mathrm{IN}}$ | Input Current | $0 \mathrm{~V}<\mathrm{V}_{\text {IN }}<5.5 \mathrm{~V}$ |  |  | $\pm 1$ | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {PP }}$ OUTPUT |  |  |  |  |  |  |
| $\begin{aligned} & \text { Ippout } \\ & \text { Hi-Z } \end{aligned}$ | High Impedance Output Leakage Current | Shutdown Mode <br> $0 \leq \mathrm{V}_{\mathrm{PP} \text { OUT }} \leq 12 \mathrm{~V}$ |  | 0.1 | 50 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {PPSC }}$ | Short Circuit Current Limit | $\mathrm{V}_{\text {PP OUT }}=0$ |  | 0.2 |  | A |
| $\mathrm{R}_{\mathrm{O}}$ | Switch Resistance, <br> IPP OUT $=-1000 \mathrm{~mA}$ (Sourcing) | Select $\mathrm{V}_{\text {PP OUT }}=12 \mathrm{~V}$ <br> Select $\mathrm{V}_{\text {PP OUT }}=5 \mathrm{~V}$ <br> Select $\mathrm{V}_{\text {PP OUT }}=3.3 \mathrm{~V}$ |  | $\begin{gathered} 0.55 \\ 0.7 \\ 2 \end{gathered}$ | $\begin{aligned} & 1 \\ & 1 \\ & 3 \end{aligned}$ | $\Omega$ |
| $\mathrm{R}_{\mathrm{O}}$ | Switch Resistance, $I_{\text {PP OUT }}=50 \mu \mathrm{~A}$ (Sinking) | Select $\mathrm{V}_{\text {PP OUT }}=$ Clamped to Ground |  | 0.75 | 2 | k $\Omega$ |

$\mathbf{V}_{\text {PP }}$ SWITCHING TIME (See Figure 1)

| $t_{1}$ | Output Turn-On Rise Time | $\mathrm{V}_{\text {PP OUT }}=\mathrm{Hi}-\mathrm{Z}$ to 5 V | 50 |  | $\mu \mathrm{s}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{2}$ | Output Turn-On Rise Time | $\mathrm{V}_{\text {PP OUT }}=\mathrm{Hi}-\mathrm{Z}$ to 3.3 V | 40 |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{3}$ | Output Turn-On Rise Time | $\mathrm{V}_{\text {PP OUT }}=\mathrm{Hi}-\mathrm{Z}$ to 12 V | 300 |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{4}$ | Output Rise Time | $\mathrm{V}_{\text {PP OUT }}=3.3 \mathrm{~V}$ or 5 V to 12 V | 30 |  | $\mu \mathrm{s}$ |
| $t_{5}$ | Output Turn-Off Delay | $\mathrm{V}_{\text {PP OUT }}=12 \mathrm{~V}$ to 3.3 V or 5 V | 25 | 75 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{6}$ | Output Turn-Off Delay | $\mathrm{V}_{\text {PP OUT }}=5 \mathrm{~V}$ to Hi-Z | 75 | 200 | ns |

## $\mathrm{V}_{\mathrm{CC}}$ OUTPUT

| ICC OUT <br> Hi-Z | High Impedance Output <br> Leakage Current | $1 \leq \mathrm{V}_{\text {CC OUT }} \leq 5 \mathrm{~V}$ | 0.1 | 10 | $\mu \mathrm{~A}$ |  |
| :--- | :--- | :--- | :--- | :---: | :---: | :---: |
| ICCSC | Short Circuit Current Limit | $\mathrm{V}_{\text {CC OUT }}=0$ |  | 1.5 | 2 | A |
| $\mathrm{R}_{\mathrm{O}}$ | Switch Resistance, <br> $\mathrm{V}_{\text {CC OUT }}=5.0 \mathrm{~V}$ | $\mathrm{I}_{\text {CC OUT }}=-650 \mathrm{~mA}$ (Sourcing) | 210 | 300 | $\mathrm{~m} \Omega$ |  |
| $\mathrm{R}_{\mathrm{O}}$ | Switch Resistance <br> (VCC OUT $=3.3 \mathrm{~V}$ | $\mathrm{I}_{\text {CC OUT }}=-650 \mathrm{~mA}$ (Sourcing) |  | 110 | 185 | $\mathrm{~m} \Omega$ |

## Electrical Characteristics (continued)

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## $\mathrm{V}_{\mathrm{CC}}$ SWITCHING TIME

| $t_{1}$ | Rise Time (10\% to 90\%) | $V_{\text {CC OUT }}=0 \mathrm{~V}$ to 3.3 V, IOUT $=750 \mathrm{~mA}$ | 70 | 140 |  | $\mu \mathrm{~s}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :---: |
| $\mathrm{t}_{2}$ | Rise Time (10\% to $90 \%$ ) | $\mathrm{V}_{\text {CC OUT }}=0 \mathrm{~V}$ to 5.0 V | 50 | 60 |  | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{3}$ | Fall Time (note 3) | $\mathrm{V}_{\text {CC OUT }}=5.0 \mathrm{~V}$ to 0V or 3.3V to 0V |  | 40 |  | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{4}$ | Rise Time | $\mathrm{V}_{\text {CC OUT }}=$ Hi-Z to 5 V |  | 60 |  | $\mu \mathrm{~s}$ |

## POWER SUPPLY

| ${ }^{\text {c CC5 }}$ | $\mathrm{V}_{\mathrm{CC} 5}$ IN Supply Current | ${ }^{\text {I CC OUT }}=0$ |  | 0.01 | 10 | $\mu \mathrm{A}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{\text {c CC3 }}$ | $\mathrm{V}_{\text {CC3 }}$ IN Supply Current | $\begin{aligned} & \mathrm{V}_{\text {CC OUT }}=5 \mathrm{~V} \text { or } 3.3 \mathrm{~V}, \mathrm{I}_{\text {CC OUT }}=0 \\ & \mathrm{~V}_{\text {CC OUT }}=\text { Hi-Z (Sleep Mode) } \end{aligned}$ |  | $\begin{gathered} 30 \\ 0.01 \end{gathered}$ | $\begin{aligned} & 100 \\ & 10 \end{aligned}$ | $\mu \mathrm{A}$ |
| $\mathrm{IPP}^{\text {IN }}$ | VPP IN Supply Current $I_{\text {PP OUT }}=0$ | $\begin{aligned} & V_{\text {CC }} \text { Active, } V_{\text {PP OUT }}=5 \mathrm{~V} \text { or } 3.3 \mathrm{~V} \\ & \mathrm{~V}_{\text {PP OUT }}=\mathrm{HiZ}, 0, \text { or } \mathrm{V}_{\mathrm{PP}} \end{aligned}$ |  | $\begin{gathered} 15 \\ 0.01 \end{gathered}$ | $\begin{aligned} & 30 \\ & 10 \end{aligned}$ | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{CC} 5}$ IN | Operating Input Voltage | $\mathrm{V}_{\mathrm{CC5}} \mathrm{IN} \geq \mathrm{V}_{\mathrm{CC} 3} \mathrm{IN}$ | $\mathrm{V}_{\mathrm{CC} 3} \mathrm{IN}$ | 5.0 | 6 | v |
| $\mathrm{V}_{\mathrm{CC} 3} \mathrm{IN}$ | Operating Input Voltage | $\mathrm{V}_{\mathrm{CC} 3} \mathrm{IN} \leq \mathrm{V}_{\text {CC5 }}$ IN | 2.8 | 3.3 | $\mathrm{V}_{\mathrm{CC5}} \mathrm{IN}^{\mathrm{N}}$ | v |
| $\mathrm{V}_{\text {PP IN }}$ | Operating Input Voltage |  | 8.0 | 12.0 | 14.5 | v |

## SUSPEND MODE (NOTE 6)

| ${ }^{\text {c CC3 }}$ | Suspend Mode Active Current (from $\mathrm{V}_{\mathrm{CC} 3}$ ) | $\mathrm{V}_{\mathrm{PP} \text { IN }}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC} 5}=\mathrm{V}_{\mathrm{CC} 3}=3.3 \mathrm{~V}$ <br> $\mathrm{V}_{\mathrm{CC} 5}=$ Enabled <br> $\mathrm{V}_{\mathrm{PP}}=$ Disabled (Hi-Z or 0V) | 30 | 100 | $\mu \mathrm{A}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{R}_{\text {on }} \mathrm{V}_{\text {cc }}$ | $\mathrm{V}_{\text {cc out }} \mathrm{R}_{\text {on }}$ | $\mathrm{V}_{\mathrm{PP} \text { IN }}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC} 5}=\mathrm{V}_{\mathrm{CC} 3}=3.3 \mathrm{~V}$ <br> $V_{\text {CC3 }}=$ Enabled <br> $\mathrm{V}_{\mathrm{PP}}=$ Disabled (Hi-Z or OV) | 4.5 | 6 | $\Omega$ |

NOTE 1: Functional operation above the absolute maximum stress ratings is not implied.
NOTE 2: Static-sensitive device. Store only in conductive containers. Handling personnel and equipment should be grounded to prevent damage from static discharge.
NOTE 3: $\quad$ From $90 \%$ of $\mathrm{V}_{\text {out }}$ to $10 \%$ of $\mathrm{V}_{\text {out }} \cdot \mathrm{R}_{\mathrm{L}}=2.1 \mathrm{k} \Omega$
NOTE 6: $\quad$ Suspend mode is a pseudo power-down mode the MIC2561 automatically allows when $\mathrm{V}_{\mathrm{PP}} \mathrm{IN}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{PP}}$ OUT is deselected, and $\mathrm{V}_{\mathrm{CC}}$ OUT $=3.3 \mathrm{~V}$ is selected. Under these conditions, the MIC2561 functions in a reduced capacity mode where $\mathrm{V}_{\mathrm{CC}}$ output of 3.3 V is allowed, but at lower current levels (higher switch ON resistance).

MIC2561-0 Control Logic Table

| Pin 1 <br> CC5_EN | Pin 2 <br> VCC_EN | Pin 4 <br> EN1 | Pin 3 <br> EN0 | Pins 8 \& 12 <br> $\mathbf{V}_{\text {CC OUT }}$ | Pin 7 <br> VPP OUT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | High Z | High Z |
| 0 | 0 | 0 | 1 | High Z | High Z |
| 0 | 0 | 1 | 0 | High Z | High Z |
| 0 | 0 | 1 | 1 | High Z | Clamped to Ground |
| 0 | 1 | 0 | 0 | 3.3 | High Z |
| 0 | 1 | 0 | 1 | 3.3 | 3.3 |
| 0 | 1 | 1 | 0 | 3.3 | 12 |
| 0 | 1 | 1 | 1 | 3.3 | Clamped to Ground |
| 1 | 0 | 0 | 0 | 5 | High Z |
| 1 | 0 | 0 | 1 | 5 | 5 |
| 1 | 0 | 1 | 0 | 5 | 12 |
| 1 | 0 | 1 | 1 | 5 | Clamped to Ground |
| 1 | 1 | 0 | 0 | 3.3 | High Z |
| 1 | 1 | 0 | 1 | 3.3 | 3.3 |
| 1 | 1 | 1 | 0 | 3.3 | 5 |
| 1 | 1 | 1 | 1 | 3.3 | Clamped to Ground |

MIC2561-1 Logic (Compatible with Cirrus Logic CL-PD6710 \& CL-PD6720 Controllers)

| $\begin{gathered} \text { Pin } 1 \\ \mathrm{v}_{\text {CC5_EN }} \end{gathered}$ | $\begin{gathered} \text { Pin } 2 \\ \mathrm{~V}_{\text {CC3_EN }} \end{gathered}$ | $\begin{gathered} \text { Pin } 4 \\ \text { VPP_PGM }^{\text {PP }} \end{gathered}$ | $\begin{gathered} \text { Pin } 3 \\ \mathbf{V}_{\text {PP_ }} \mathbf{V}_{\text {CC }} \end{gathered}$ | Pins 8 \& 12 $V_{\text {CC OUT }}$ | $\begin{gathered} \text { Pin } 7 \\ V_{\text {PP OUT }} \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | High Z | Clamped to Ground |
| 0 | 0 | 0 | 1 | High Z | High Z |
| 0 | 0 | 1 | 0 | High Z | High Z |
| 0 | 0 | 1 | 1 | High Z | High Z |
| 0 | 1 | 0 | 0 | 5 | Clamped to Ground |
| 0 | 1 | 0 | 1 | 5 | 5 |
| 0 | 1 | 1 | 0 | 5 | 12 |
| 0 | 1 | 1 | 1 | 5 | High Z |
| 1 | 0 | 0 | 0 | 3.3 | Clamped to Ground |
| 1 | 0 | 0 | 1 | 3.3 | 3.3 |
| 1 | 0 | 1 | 0 | 3.3 | 12 |
| 1 | 0 | 1 | 1 | 3.3 | High Z |
| 1 | 1 | 0 | 0 | High Z | Clamped to Ground |
| 1 | 1 | 0 | 1 | High Z | High Z |
| 1 | 1 | 1 | 0 | High Z | High Z |
| 1 | 1 | 1 | 1 | High Z | High Z |

Note: other control logic patterns are available. Please contact Micrel for details.

## Applications Information

PCMCIA $\mathrm{V}_{\mathrm{CC}}$ and $\mathrm{V}_{\mathrm{PP}}$ control is easily accomplished using the MIC2561 voltage selector/switch IC. Four control bits determine $\mathrm{V}_{\mathrm{CC}}$ OUT and $\mathrm{V}_{\text {PP OUT }}$ voltage and standby/ operate mode condition. $\mathrm{V}_{\mathrm{PP}}$ OUT output voltages of $\mathrm{V}_{\mathrm{CC}}$ ( 3.3 V or 5 V ), $\mathrm{V}_{\mathrm{Pp}}$, or a high impedance state are available. When the $V_{C C}$ high impedance condition is selected, the device switches into "sleep" mode and draws only nanoamperes of leakage current. An error flag falls low if the output is improper, because of overtemperature or overcurrent faults. Full protection from hot switching is provided which prevents feedback from the $\mathrm{V}_{\text {PP OUT }}$ to the $\mathrm{V}_{\mathrm{CC}}$ inputs (from 12 V to 5 V , for example) by locking out the low voltage switch until $\mathrm{V}_{\mathrm{PP} \text { OUT }}$ drops below $\mathrm{V}_{\mathrm{CC}}$. The $\mathrm{V}_{\mathrm{CC}}$ output is similarly protected against 5 V to 3.3 V shoot through.

The MIC2561 is a low-resistance power MOSFET switching matrix that operates from the computer system main power supply. Device logic power is obtained from $\mathrm{V}_{\mathrm{CC}}$ and internal MOSFET drive is obtained from the $\mathrm{V}_{\mathrm{PP}}$ IN pin (usually +12 V ) during normal operation. If +12 V is not available, the MIC2561 automatically switches into "suspend" mode, where $\mathrm{V}_{\mathrm{CC}}$ OUT can be switched to 3.3 V , but at higher switch resistance. Internal break-before-make switches determine the output voltage and device mode.

## Supply Bypassing

External capacitors are not required for operation. The MIC2561 is a switch and has no stability problems. For best results however, bypass $\mathrm{V}_{\text {CC3 }} \mathrm{IN}, \mathrm{V}_{\mathrm{CC} 5} \mathrm{IN}$, and $\mathrm{V}_{\text {PP }} \mathrm{IN}$ inputs with filter capacitors to improve output ripple. As all internal device logic and voltage/current comparison functions are powered from the $\mathrm{V}_{\mathrm{CC}}$ IN line, supply bypass of this line is the most critical, and may be necessary in some cases. In the most stubborn layouts, up to $0.47 \mu \mathrm{~F}$ may be necessary. Both $\mathrm{V}_{\text {CC OUT }}$ and $\mathrm{V}_{\text {PP OUT }}$ pins may have $0.01 \mu \mathrm{~F}$ to $0.1 \mu \mathrm{~F}$ capacitors for noise reduction and electrostatic discharge (ESD) damage prevention. Larger values of output capacitor might create current spikes during transitions, requiring larger bypass capacitors on the $\mathrm{V}_{\mathrm{CC}} \mathrm{IN}, \mathrm{V}_{\mathrm{CC}} \mathrm{IN}$, and $\mathrm{V}_{\mathrm{PP}}$ IN pins.

## PCMCIA Implementation

The Personal Computer Memory Card International Association (PCMCIA) specification requires two $\mathrm{V}_{\mathrm{PP}}$ supply pins per PCMCIA slot. $\mathrm{V}_{\mathrm{PP}}$ is primarily used for programming Flash (EEPROM) memory cards. The two $\mathrm{V}_{\mathrm{PP}}$ supply pins may be programmed to different voltages. Fully implementing PCMCIA specifications requires a MIC2561, a MIC2557 PCMCIA $V_{\text {PP }}$ Switching Matrix, and a controller. Figure 3 shows this full configuration, supporting both 5.0 V and $3.3 \mathrm{~V} \mathrm{~V}_{\mathrm{CC}}$ operation.


Figure 3. MIC2561 Typical PCMCIA memory card application with dual $\mathrm{V}_{\mathrm{cc}}(5.0 \mathrm{~V}$ or 3.3 V$)$ and separate $\mathrm{V}_{\mathrm{PP} 1}$ and $\mathrm{V}_{\mathrm{PP} 2}$.


Figure 4. MIC2561 Typical PCMCIA memory card application with dual $\mathrm{V}_{\mathrm{cc}}(5.0 \mathrm{~V}$ or 3.3 V$)$. Note that $\mathrm{V}_{\mathrm{PP} 1}$ and $\mathrm{V}_{\mathrm{PP} 2}$ are driven together.

However, many cost sensitive designs (especially notebook/ palmtop computers) connect $\mathrm{V}_{\text {PP } 1}$ to $\mathrm{V}_{\mathrm{PP} 2}$ and the MIC2557 is not required. This circuit is shown in Figure 4.
When a memory card is initially inserted, it should receive $\mathrm{V}_{\mathrm{CC}}$ - either $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ or $5.0 \mathrm{~V} \pm 5 \%$. The initial voltage is determined by a combination of mechanical socket "keys" and voltage sense pins. The card sends a handshaking data stream to the controller, which then determines whether or not this card requires $\mathrm{V}_{\mathrm{PP}}$ and if the card is designed for dual $\mathrm{V}_{\mathrm{CC}}$. If the card is compatible with and desires a different $\mathrm{V}_{\mathrm{CC}}$ level, the controller commands this change by disabling $\mathrm{V}_{\mathrm{CC}}$, waiting at least 100 ms , and then re-enabling the other $\mathrm{V}_{\mathrm{CC}}$ voltage.

If no card is inserted or the system is in sleep mode, the controller outputs a $\left(\mathrm{V}_{\mathrm{CC}} \mathrm{IN}, \mathrm{V}_{\mathrm{CC}} \mathrm{IN}\right)=(0,0)$ to the MIC2561, which shuts down $\mathrm{V}_{\mathrm{CC}}$. This also places the switch into a high impedance output shutdown (sleep) mode, where current consumption drops to nearly zero, with only tiny CMOS leakage currents flowing.

During Flash memory programming with standard (+12V) Flash memories, the PCMCIA controller outputs a $(1,0)$ to the ENO, EN1 control pins of the MIC2561, which connects $\mathrm{V}_{\text {PP }}$ IN to $\mathrm{V}_{\text {PP OUT. }}$. The low ON resistance of the MIC2561 switches allow using small bypass capacitors (in some cases, none at all) on the $\mathrm{V}_{\text {CC OUT }}$ and $\mathrm{V}_{\text {PP OUT }}$ pins, with the main filtering action performed by a large filter capacitor on the input supply voltage to $\mathrm{V}_{\mathrm{PP}} \mathrm{IN}$ (usually the main power supply filter capacitor is sufficient). The $\mathrm{V}_{\text {PP OUT }}$ transition from $\mathrm{V}_{\mathrm{CC}}$ to 12.0 V typically takes $15 \mu \mathrm{~s}$. After programming is completed, the controller outputs a $(E N 1, E N 0)=(0,1)$ to the MIC2561, which then reduces $\mathrm{V}_{\text {PP }}$ OUT to the $\mathrm{V}_{\mathrm{CC}}$ level for read verification. Break-before-make switching action reduces switching transients and lowers maximum current spikes through the switch from the output capacitor. The flag comparator prevents having high voltage on the $\mathrm{V}_{\text {PP }}$ OUT capacitor from contaminating the $\mathrm{V}_{\mathrm{CC}}$ inputs, by disabling the low voltage $\mathrm{V}_{\text {PP }}$ switches until $\mathrm{V}_{\text {PP OUT }}$ drops below the $\mathrm{V}_{\mathrm{CC}}$
level selected. The lockout delay time varies with the load current and the capacitor on $\mathrm{V}_{\text {PP OUT }}$. With a $0.1 \mu \mathrm{~F}$ capacitor and nominal IPP OUT, the delay is approximately $250 \mu \mathrm{~s}$.

Internal drive and bias voltage is derived from $\mathrm{V}_{\mathrm{PP}}$ IN. Internal device control logic is powered from $\mathrm{V}_{\mathrm{CC}} \mathrm{IN}$. Input logic threshold voltages are compatible with common PCMCIA controllers using either 3.3 V or 5 V supplies. No pull-up resistors are required at the control inputs of the MIC2561.

## Output Current and Protection

MIC2561 output switches are capable of more current than needed in PCMCIA applications and meet or exceed all PCMCIA specifications. For system and card protection, output currents are internally limited. For full system protection, long term (millisecond or longer) output short circuits invoke overtemperature shutdown, protecting the MIC2561, the system power supplies, the card socket pins, and the memory card. The MIC2561 overtemperature shutdown occurs at a die temperature of $110^{\circ} \mathrm{C}$.

## Suspend Mode

An additional feature in the MIC2561 is a pseudo power-down mode, Suspend Mode, which allows operation without a $V_{\text {PP }}$ IN supply. In Suspend Mode, the MIC2561 supplies 3.3 V to $\mathrm{V}_{\mathrm{CC}}$ OUT whenever a $\mathrm{V}_{\mathrm{CC}}$ output of 3.3 V is enabled by the PCMCIA controller. This mode allows the system designer the ability to turn OFF the $\mathrm{V}_{\mathrm{PP}}$ supply generator to save power when it is not specifically required. The PCMCIA card receives $\mathrm{V}_{\mathrm{CC}}$ at reduced capacity during Suspend Mode, as the switch resistance rises to approximately $4.5 \Omega$.

## High Current $\mathrm{V}_{\mathrm{cc}}$ Operation Without a +12V Supply

Figure 5 shows the MIC2561 with $\mathrm{V}_{\mathrm{CC}}$ switch bias provided by a simple charge pump. This enables the system designer to achieve full $\mathrm{V}_{\mathrm{Cc}}$ performance without a +12 V supply, which is often helpful in battery powered systems that only provide +12 V when it is needed. These on-demand +12 V


Figure 5. Circuit for generating bias drive for the VCC switches when +12 V is not readily available.
supplies generally have a quiescent current draw of a few milliamperes, which is far more than the microamperes used by the MIC2561. The charge pump of Figure 5 provides this low current, using about $100 \mu \mathrm{~A}$ when enabled. When $\mathrm{V}_{\text {PP OUT }}$ $=12 \mathrm{~V}$ is selected, however, the on-demand $\mathrm{V}_{\text {PP }}$ generator must be used, as this charge pump cannot deliver the current required for Flash memory programming. The Schottky diode may not be necessary, depending on the configuration of the on-demand +12 V generator and whether any other loads are on this line.

## Preliminary Information

## General Description

The MIC2562A PCMCIA (Personal Computer Memory Card International Association) and CardBus Power Controller handles all PC Card slot power supply pins, both $\mathrm{V}_{\mathrm{CC}}$ and $\mathrm{V}_{\mathrm{PP}}$. The MIC2562A switches between the three $\mathrm{V}_{\mathrm{CC}}$ voltages ( 0 V , 3.3 V and 5.0 V ) and the $\mathrm{V}_{\mathrm{pp}}$ voltages ( $\mathrm{OFF}, 0 \mathrm{~V}, 3.3 \mathrm{~V}, 5 \mathrm{~V}$, or 12.0 V ) required by PC Cards. The MIC2562A switches voltages from the system power supply to $\mathrm{V}_{\mathrm{CC}}$ and $\mathrm{V}_{\mathrm{PP}}$. Output voltage is selected by two digital inputs each and output current ranges up to 1 A for $\mathrm{V}_{C C}$ and 250 mA for $\mathrm{V}_{\text {PP }}$.
The MIC2562A provides power management capability controlled by the PC Card logic controller. Voltage rise and fall times are well controlled. Medium current $\mathrm{V}_{\mathrm{Pp}}$ and high current $\mathrm{V}_{\mathrm{CC}}$ output switches are self-biasing: no $\mathbf{+ 1 2 \mathrm { V } \text { supply }}$ is required for 3.3 V or 5 V output.

The MIC2562A is designed for efficient operation. In standby (sleep) mode the device draws very little quiescent current, typically $0.3 \mu \mathrm{~A}$. The device and PCMCIA port is protected by current limiting and overtemperature shutdown. Full crossconduction lockout protects the system power supply.

The MIC2562A is an improved version of the MIC2562, offering lower ON -resistance and a $\mathrm{V}_{\mathrm{CC}}$ pull-down clamp in the OFF mode. It is available in a 14 -pin 0.150 " SOIC.

## Ordering Information

| Part Number | Temperature Range | Package |
| :--- | :---: | :---: |
| MIC2562A-0BM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14 -pin Narrow SOIC |
| MIC2562A-1BM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14 -pin Narrow SOIC |

Note: see the logic table inside for a description of the differences between the logic options

## Applications

- PC Card Power Supply Pin Voltage Switch
- CardBus Slot Power Supply Control
- Data Collection Systems
- Machine Control Data Input Systems
- Wireless Communications
- Bar Code Data Collection Systems
- Instrumentation Configuration/Datalogging
- Docking Stations (portable and desktop)
- Power Supply Management
- Analog Power Switching


## Features

- High Efficiency, Low Resistance Switches Require No 12V Bias Supply
- No External Components Required
- Output Current Limit and Overtemperature Shutdown
- Open-Drain Flag for Error Condition Indication
- Ultra Low Power Consumption
- Complete PC Card/CardBus $\mathrm{V}_{\mathrm{CC}}$ and $\mathrm{V}_{\mathrm{PP}}$ Switch Matrix in a Single Package
- Logic Compatible with Industry Standard PC Card Logic Controllers
- No Voltage Shoot-Through or Switching Transients
- Break-Before-Make Switching
- Digital Selection of $\mathrm{V}_{\mathrm{CC}}$ and $\mathrm{V}_{\mathrm{PP}}$ Voltages
- Over 1A V ${ }_{C C}$ Output Current
- Over 200mA $\mathrm{V}_{\mathrm{Pp}}$ Output Current
- Small 14-Pin SOIC Package


## Typical Application



## Pin Configuration



## 14 Pin S.O. Package

Both $\mathrm{V}_{\text {cc5 }}$ IN pins must be connected. All three $\mathrm{V}_{\mathrm{cc}}$ OUT pins must be connected.

## Absolute Maximum Ratings (Notes 1 and 2)

Power Dissipation, $\mathrm{T}_{\text {AMBIENT }} \leq 25^{\circ} \mathrm{C}$
Internally Limited
SOIC
800 mWDerating Factors (To Ambient)SOIC$4 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$
Storage Temperature ..... $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Operating Temperature (Die) ..... $125^{\circ} \mathrm{C}$
Lead Temperature (5 sec) ..... $260^{\circ} \mathrm{C}$
Supply Voltage, VPP IN ..... 15 V
$V_{\mathrm{CC3}} \mathrm{IN}$ ..... 7.5 V
$V_{C C 5}$ IN ..... 7.5 V
FLAG Pull-up Voltage ..... 7.5 V
Logic Input Voltages ..... -0.3 V to +10 V
Output Current (each Output)$V_{\text {PP OUT }}$........................... >200mA, Internally Limited$V_{\text {CC OUT }}$

## Logic Block Diagram



Electrical Characteristics: (Over operating temperature range with $\mathrm{V}_{\mathrm{CC} 3} \operatorname{IN}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}} \operatorname{IN}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{PP}} \operatorname{IN}=12 \mathrm{~V}$, unless otherwise specified.)

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| DIGITAL INPUTS | Logic 1 Input Voltage |  |  |  |  |  |
| $V_{I H}$ | Logic 0 Input Voltage |  | -0.3 |  | 7.5 | V |
| $\mathrm{~V}_{\mathrm{IL}}$ | Input Current | $0 \mathrm{~V}<\mathrm{V}_{\mathrm{IN}}<5.5 \mathrm{~V}$ | 0.8 | V |  |  |
| $\mathrm{I}_{\mathrm{IN}}$ |  |  |  | $\pm 1$ | $\mu \mathrm{~A}$ |  |

$V_{\text {PP }}$ OUTPUT

| $\begin{gathered} \mathrm{IPPOUT}_{\text {Pi-Z }}^{\text {Hi- }} \end{gathered}$ | High Impedance Output Leakage Current | Shutdown Mode $0 \leq \mathrm{V}_{\text {PP OUT }} \leq 12 \mathrm{~V}$ |  | 1 | 10 | $\mu \mathrm{A}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IPPSC | Short Circuit Current Limit | $\mathrm{V}_{\text {PP OUT }}=0$ | 0.2 | 0.4 |  | A |
| $\mathrm{R}_{\mathrm{O}}$ | Switch Resistance, | Select $\mathrm{V}_{\text {PP OUT }}=5 \mathrm{~V}$ <br> Select $V_{\text {PP OUT }}=3.3 \mathrm{~V}$ <br> $I_{\text {PP OUT }}=-100 \mathrm{~mA}$ (Sourcing) |  | $\begin{aligned} & 1.8 \\ & 3.3 \end{aligned}$ | $\begin{gathered} 2.5 \\ 5 \end{gathered}$ | $\Omega$ |
| $\mathrm{R}_{\mathrm{O}}$ | Switch Resistance, <br> Select $\mathrm{V}_{\text {PP OUT }}=12 \mathrm{~V}$ | $\mathrm{V}_{\text {PP IN }}=12 \mathrm{~V}$ <br> IPP OUT $=-100 \mathrm{~mA}$ (Sourcing) |  | 0.6 | 1 | $\Omega$ |
| $\mathrm{R}_{\mathrm{O}}$ | Switch Resistance, <br> Select $\mathrm{V}_{\text {PP OUT }}=0 \mathrm{~V}$ | Select $\mathrm{V}_{\text {PP OUT }}=$ clamped to ground IPP OUT $=50 \mu \mathrm{~A}$ (Sinking) |  | 2500 | 3900 | $\Omega$ |

$\mathrm{V}_{\mathrm{PP}}$ SWITCHING TIME (See Figure 1)

| $\begin{aligned} & t_{1} \\ & t_{2} \\ & t_{3} \end{aligned}$ | Output Turn-ON Delay (Note 3) | $\mathrm{V}_{\text {PP OUT }}=\mathrm{Hi}-\mathrm{Z}$ to $10 \%$ of 3.3 V <br> $V_{\text {PP OUT }}=\mathrm{Hi}-\mathrm{Z}$ to $10 \%$ of 5 V <br> $V_{\text {PP OUT }}=\mathrm{Hi}-\mathrm{Z}$ to $10 \%$ of 12 V |  | $\begin{gathered} 5 \\ 10 \\ 70 \end{gathered}$ | $\begin{gathered} 50 \\ 50 \\ 250 \end{gathered}$ | $\mu \mathrm{s}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \mathrm{t}_{4} \\ & \mathrm{t}_{5} \\ & \mathrm{t}_{6} \end{aligned}$ | Output Rise Time (Note 3) | $V_{\text {PP OUT }}=10 \%$ to $90 \%$ of 3.3 V <br> $V_{\text {PP OUT }}=10 \%$ to $90 \%$ of 5 V <br> $V_{\text {PP OUT }}=10 \%$ to $90 \%$ of 12 V | $\begin{aligned} & 100 \\ & 100 \\ & 100 \end{aligned}$ | $\begin{aligned} & 200 \\ & 300 \\ & 225 \end{aligned}$ | $\begin{gathered} 800 \\ 1000 \\ 800 \end{gathered}$ | $\mu \mathrm{S}$ |
| $\begin{aligned} & t_{7} \\ & t_{8} \\ & t_{9} \\ & t_{10} \end{aligned}$ | Output Transition Timing (Note 3) | $\mathrm{V}_{\text {PP OUT }}=3.3 \mathrm{~V}$ to $90 \%$ of 12 V <br> $V_{\text {PP OUT }}=5 \mathrm{~V}$ to $90 \%$ of 12 V <br> $V_{\text {PP OUT }}=12 \mathrm{~V}$ to $90 \%$ of 3.3 V <br> $V_{\text {PP OUT }}=12 \mathrm{~V}$ to $90 \%$ of 5 V | $\begin{aligned} & 100 \\ & 100 \\ & 100 \\ & 100 \end{aligned}$ | $\begin{aligned} & 250 \\ & 200 \\ & 200 \\ & 350 \end{aligned}$ | $\begin{gathered} 1000 \\ 800 \\ 800 \\ 1200 \end{gathered}$ | $\mu \mathrm{s}$ |
| $\begin{aligned} & \mathrm{t}_{14} \\ & \mathrm{t}_{15} \\ & \mathrm{t}_{16} \end{aligned}$ | Output Turn-Off Delay Time (Note 3) | $\mathrm{V}_{\text {PP OUT }}=3.3 \mathrm{~V}$ to $\mathrm{Hi}-\mathrm{Z}$ <br> $V_{\text {PP OUT }}=5 \mathrm{~V}$ to $\mathrm{Hi}-\mathrm{Z}$ <br> $V_{\text {PP OUT }}=12 \mathrm{~V}$ to $\mathrm{Hi}-\mathrm{Z}$ |  | $\begin{aligned} & 200 \\ & 200 \\ & 200 \end{aligned}$ | $\begin{aligned} & 1000 \\ & 1000 \\ & 1000 \end{aligned}$ | ns |
| $\begin{aligned} & t_{11} \\ & t_{12} \\ & t_{13} \end{aligned}$ | Output Turn-OFF Fall Time (Note 3) | $V_{\text {PP OUT }}=90 \%$ to $10 \%$ of 3.3 V <br> $V_{\text {PP OUT }}=90 \%$ to $10 \%$ of 5 V <br> $V_{\text {PP OUT }}=90 \%$ to $10 \%$ of 12 V |  | $\begin{gathered} 50 \\ 50 \\ 300 \end{gathered}$ | $\begin{aligned} & 1000 \\ & 1000 \\ & 2000 \end{aligned}$ | ns |

Electrical Characteristics (continued)

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {CC }}$ OUTPUT |  |  |  |  |  |  |
| ${ }^{\text {I ccsc }}$ | Short Circuit Current Limit | $\mathrm{V}_{\text {CC OUT }}=0$ | 1 | 1.5 |  | A |
| $\mathrm{R}_{\mathrm{O}}$ | Switch Resistance | Select $\mathrm{V}_{\text {CC OUT }}=3.3 \mathrm{~V}$ <br> $\mathrm{I}_{\text {CC OUT }}=-1 \mathrm{~A}$ (Sourcing) |  | 100 | 150 | $\mathrm{m} \Omega$ |
|  |  | Select $\mathrm{V}_{\text {CC OUT }}=5 \mathrm{~V}$ $\mathrm{I}_{\text {CC OUT }}=-1 \mathrm{~A}$ (Sourcing) |  | 70 | 100 | $\mathrm{m} \Omega$ |
|  |  | $\begin{aligned} & \text { Select } \mathrm{V}_{\mathrm{CC}} \mathrm{OUT}=\text { clamped to ground } \\ & \mathrm{I}_{\mathrm{CC}} \mathrm{OUT}=0.1 \mathrm{~mA} \text { (Sinking) } \end{aligned}$ |  | 500 | 3900 | $\Omega$ |

$\mathrm{V}_{\mathrm{CC}}$ SWITCHING TIME (See Figure 2)

| $\begin{aligned} & \mathrm{t}_{1} \\ & \mathrm{t}_{2} \end{aligned}$ | Output Turn ON Delay Time <br> (Note 4) | $\begin{aligned} & V_{\text {CC OUT }}=0 \mathrm{~V} \text { to } 10 \% \text { of } 3.3 \mathrm{~V} \\ & V_{\text {CC OUT }}=0 \mathrm{~V} \text { to } 10 \% \text { of } 5.0 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 300 \\ & 750 \end{aligned}$ | $\begin{aligned} & 1500 \\ & 3000 \end{aligned}$ | $\mu \mathrm{s}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{3}$ $t_{4}$ | Output Rise Time (Note 4) | $\begin{aligned} & V_{\text {CC OUT }}=10 \% \text { to } 90 \% \text { of } 3.3 \mathrm{~V} \\ & V_{\text {CC OUT }}=10 \% \text { to } 90 \% \text { of } 5 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 200 \\ & 200 \end{aligned}$ | $\begin{gathered} 700 \\ 1500 \end{gathered}$ | $\begin{aligned} & 2500 \\ & 6000 \end{aligned}$ | $\mu \mathrm{s}$ |
| $\mathrm{t}_{7}$ $\mathrm{t}_{8}$ | Output Turn-Off Delay (Notes 4,5) | $\begin{aligned} & \mathrm{V}_{\text {CC OUT }}=3.3 \mathrm{~V} \\ & \mathrm{~V}_{\text {CC OUT }}=5 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 2.4 \\ & 2.8 \end{aligned}$ | $8$ $8$ | ms |
| $t_{5}$ $t_{6}$ | Output Fall Time (Note 4) | $\begin{aligned} & V_{\text {CC OUT }}=90 \% \text { to } 10 \% \text { of } 3.3 \mathrm{~V} \\ & V_{\text {CC OUT }}=90 \% \text { to } 10 \% \text { of } 5.0 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 100 \\ & 100 \end{aligned}$ | 240 600 | $\begin{aligned} & 1000 \\ & 2000 \end{aligned}$ | $\mu \mathrm{s}$ |

POWER SUPPLY

| ${ }^{\text {CCC5 }}$ | $\mathrm{V}_{\text {CC5 IN }}$ Supply Current (5V) | $\begin{aligned} & \mathrm{V}_{\text {CC OUT }}=5 \mathrm{~V} \text { or } 3.3 \mathrm{~V}, \mathrm{I}_{\text {CC OUT }}=0 \\ & \left.\mathrm{~V}_{\text {CC OUT }}=0 \mathrm{~V} \text { (Sleep Mode }\right) \end{aligned}$ |  | $\begin{gathered} 8 \\ 0.2 \end{gathered}$ | $\begin{aligned} & 50 \\ & 10 \end{aligned}$ | $\mu \mathrm{A}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{\text {c.C3 }}$ | $\mathrm{V}_{\text {CC3 IN }}$ Supply Current (3.3V) <br> (Note 6) | $\begin{aligned} & \mathrm{V}_{\text {CC OUT }}=5 \mathrm{~V} \text { or } 3.3 \mathrm{~V}, \mathrm{I} \text { CC OUT }=0 \\ & \left.\mathrm{~V}_{\text {CC OUT }}=0 \mathrm{~V} \text { (Sleep Mode }\right) \end{aligned}$ |  | $\begin{aligned} & 40 \\ & 0.1 \end{aligned}$ | $\begin{gathered} 100 \\ 10 \end{gathered}$ | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {PP }}$ IN | $\mathrm{V}_{\mathrm{PP} \text { IN }}$ Supply Current (12V) (Note 7) | $\begin{aligned} & V_{\text {PP OUT }}=3.3 \mathrm{~V} \text { or } 5 \mathrm{~V} . \mathrm{I}_{\text {PP OUT }}=0 \\ & \mathrm{~V}_{\text {PP OUT }}=\mathrm{Hi}-Z, 0 \text { or } \mathrm{V}_{\mathrm{PP}} \end{aligned}$ |  | $\begin{aligned} & 0.3 \\ & 0.3 \end{aligned}$ | 4 <br> 4 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{CC5}}$ | Operating Input Voltage ( 5 V ) | $\mathrm{V}_{\text {CC5 IN }}$ not required for operation | - | 5.0 | 6 | V |
| $\mathrm{V}_{\mathrm{CC} 3}$ | Operating Input Voltage (3.3V) | (Note 6) | 3.0 | 3.3 | 6 | V |
| $\mathrm{V}_{\text {PP IN }}$ | Operating Input Voltage (12V) | $\mathrm{V}_{\text {PP IN }}$ not required for operation (Note 8) | - | 12.0 | 14.5 | V |

## Electrical Characteristics (continued)

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| THERMAL SHUTDOWN |  |  |  |  |  |  |
| $\mathrm{T}_{\text {SD }}$ | Thermal Shutdown Temperature |  |  | 130 |  | ${ }^{\circ} \mathrm{C}$ |
| FLAG OUTPUT |  |  |  |  |  |  |
| $V_{0}$ OK | FLAG Threshold Voltage (Note 9) | FLAG High (OK) Threshold voltage |  | $V_{C C}-1$ $V_{P P}-1$ |  | V |

NOTE 1: Functional operation above the absolute maximum stress ratings is not implied.
NOTE 2: Static-sensitive device. Store only in conductive containers. Handling personnel and equipment should be grounded to prevent damage from static discharge.
NOTE 3: $\quad R_{L}=100 \Omega$ connected to ground.
NOTE 4: $\quad R_{L}=10 \Omega$ connected to ground.
NOTE 5: Delay from commanding Hi Z or OV to beginning slope. Does not apply to current limit or overtemperature shutdown conditions.
NOTE 6: The MIC2562A uses $\mathrm{V}_{\text {CC3 IN }}$ for operation. For single 5 V supply systems, connect 5 V to both $\mathrm{V}_{\text {CC3 IN }}$ and $\mathrm{V}_{\text {CC5IN }}$. See Applications Information for further details.
NOTE 7: $\quad \mathrm{V}_{\text {PPIN }}$ is not required for operation.
NOTE 8: $\quad V_{\text {PPIN }}$ must be either high impedance or greater than or approximately equal to the highest voltage $V_{\text {cC }}$ in the system. For example, if both 3.3 V and 5 V are connected to the MIC2562A, $\mathrm{V}_{\text {PP IN }}$ must be either $5 \mathrm{~V}, 12 \mathrm{~V}$, or high impedance.
NOTE 9: $\quad \mathrm{A} 10 \mathrm{k} \Omega$ pull-up resistor is connected between FLAG and $\mathrm{V}_{\mathrm{CC3}} \mathrm{IN}$.


Figure 1. MIC2562A $V_{P P}$ Timing Diagram. $V_{P P}$ Enable is shown generically: refer to the timing tables (below). At time "A" $V_{p p}=3.3 \mathrm{~V}$ is selected. At $\mathrm{B}, \mathrm{V}_{\mathrm{p}}$ is set to 12 V . At $\mathrm{C}, \mathrm{V}_{\mathrm{PP}}=3.3 \mathrm{~V}$ (from 12V). At $\mathrm{D}, \mathrm{V}_{\mathrm{PP}}$ is disabled. At $\mathrm{E}, \mathrm{V}_{\mathrm{PP}}$ is programmed to 5 V . At $\mathrm{F}, \mathrm{V}_{\mathrm{pp}}$ is set to 12 V . At $\mathrm{G}, \mathrm{V}_{\mathrm{pp}}$ is programmed to 5 V . At $\mathrm{H}, \mathrm{V}_{\mathrm{pp}}$ is disabled. At $\mathrm{J}, \mathrm{V}_{\mathrm{pp}}$ is set to 12 V . And at $K, V_{p p}$ is again disabled. $R_{L}=100 \Omega$ for all measurements. Load capacitance is negligible.


Figure 2. MIC2562A $\mathrm{V}_{\mathrm{cc}}$ Timing Diagram. $\mathrm{V}_{\mathrm{cc}}$ Enable is shown generically: refer to the timing tables (below) for specific control logic input. At time $\mathrm{A}, \mathrm{V}_{\mathrm{cc}}$ is programmed to 3.3 V . At $\mathrm{B}, \mathrm{V}_{\mathrm{cc}}$ is disabled. At $\mathrm{C}, \mathrm{V}_{\mathrm{cc}}$ is programmed to 5 V . And at $\mathrm{D}, \mathrm{V}_{\mathrm{cc}}$ is disabled. $\mathrm{R}_{\mathrm{L}}=10 \Omega$. FLAG pull-up resistor is $10 \mathrm{k} \Omega$ to $\mathrm{V}_{\mathrm{cC}} \mathrm{IN}$.

## MIC2562A-0 Control Logic Table

| $\mathbf{V}_{\text {CC5_EN }}$ | V $_{\text {CC3_EN }}$ | EN1 | EN0 | $\mathbf{V}_{\text {CC OUT }}$ | V PP OUT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | Clamped to Ground | High Z |
| 0 | 0 | 0 | 1 | Clamped to Ground | High Z |
| 0 | 0 | 1 | 0 | Clamped to Ground | High Z |
| 0 | 0 | 1 | 1 | Clamped to Ground | Clamped to Ground |
| 0 | 1 | 0 | 0 | 3.3 | High Z |
| 0 | 1 | 0 | 1 | 3.3 | 3.3 |
| 0 | 1 | 1 | 0 | 3.3 | 12 |
| 0 | 1 | 1 | 1 | 3.3 | Clamped to Ground |
| 1 | 0 | 0 | 0 | 5 | High Z |
| 1 | 0 | 0 | 1 | 5 | 5 |
| 1 | 0 | 1 | 0 | 5 | 12 |
| 1 | 0 | 1 | 1 | 5 | Clamped to Ground |
| 1 | 1 | 0 | 0 | 3.3 | High Z |
| 1 | 1 | 0 | 1 | 3.3 | 3.3 |
| 1 | 1 | 1 | 0 | 3.3 | 5 |
| 1 | 1 | 1 | 1 | 3.3 | Clamped to Ground |

MIC2562A-1 Control Logic (compatible with Cirrus Logic CL-PD6710 \& PD672x-series Controllers)

| $\mathbf{V}_{\text {CC5_EN }}$ | $\mathbf{V}_{\mathbf{C C}}$ _EN | $\mathbf{V}_{\mathbf{P P}}$ _PGM | $\mathbf{V}_{\mathbf{P P}}$ VCC | $\mathbf{V}_{\mathbf{C C}}$ OUT | $\mathbf{V}_{\text {PP OUT }}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | Clamped to Ground | Clamped to Ground |
| 0 | 0 | 0 | 1 | Clamped to Ground | High Z |
| 0 | 0 | 1 | 0 | Clamped to Ground | High Z |
| 0 | 0 | 1 | 1 | Clamped to Ground | High Z |
| 0 | 1 | 0 | 0 | 5 | Clamped to Ground |
| 0 | 1 | 0 | 1 | 5 | 5 |
| 0 | 1 | 1 | 0 | 5 | 12 |
| 0 | 1 | 1 | 1 | 5 | High Z |
| 1 | 0 | 0 | 0 | 3.3 | Clamped to Ground |
| 1 | 0 | 0 | 1 | 3.3 | 3.3 |
| 1 | 0 | 1 | 0 | 3.3 | 12 |
| 1 | 0 | 1 | 1 | 3.3 | High Z |
| 1 | 1 | 0 | 0 | Clamped to Ground | Clamped to Ground |
| 1 | 1 | 0 | 1 | Clamped to Ground | High Z |
| 1 | 1 | 1 | 0 | Clamped to Ground | High Z |
| 1 | 1 | 1 | 1 | Clamped to Ground | High Z |

## Applications Information

PC Card $\mathrm{V}_{\mathrm{CC}}$ and $\mathrm{V}_{\mathrm{PP}}$ control is easily accomplished using the MIC2562A PC Card/CardBus Slot $\mathrm{V}_{\mathrm{CC}}$ \& $\mathrm{V}_{\text {PP }}$ Power Controller IC. Four control bits determine $\mathrm{V}_{\mathrm{CC}}$ OUT and $\mathrm{V}_{\mathrm{PP}}$ out voltage and standby/operate mode condition. $\mathrm{V}_{\mathrm{CC}}$ outputs of 3.3 V and 5 V at the maximum allowable PC Card current are supported. $\mathrm{V}_{\text {PP OUT }}$ output voltages of $\mathrm{V}_{\mathrm{CC}}(3.3 \mathrm{~V}$ or 5 V ), $\mathrm{V}_{\mathrm{PP}}, 0 \mathrm{~V}$, or a high impedance state are available. When the $\mathrm{V}_{\mathrm{CC}}$ clamped to ground condition is selected, the device switches into "sleep" mode and draws only nanoamperes of leakage current. An error flag alerts the user if the output voltage is too low because of overtemperature or overcurrent faults. Protection from hot switching is provided which prevents feedback from the $\mathrm{V}_{\mathrm{CC}}$ OUT (from 5 V to 3.3 V , for example) by locking out the low voltage switch until the initial switch's gate voltage drops below the desired lower $\mathrm{V}_{\mathrm{CC}}$.
The MIC2562A operates from the computer system main power supply. Device logic and internal MOSFET drive is generated internally by charge pump voltage multipliers powered from $\mathrm{V}_{\mathrm{CC} 3} \mathrm{IN}$. Switching speeds are carefully controlled to prevent damage to sensitive loads and meet all PC Card Specification speed requirements.

## Supply Bypassing

External capacitors are not required for operation. The MIC2562A is a switch and has no stability problems. For best results however, bypass $\mathrm{V}_{\mathrm{CC} 3} I \mathrm{~N}, \mathrm{~V}_{\mathrm{CC} 5} I \mathrm{~N}$, and $\mathrm{V}_{\mathrm{PP}}$ IN inputs with $1 \mu \mathrm{~F}$ capacitors to improve output ripple. As all internal device logic and comparison functions are powered from the $\mathrm{V}_{\mathrm{CC} 3}$ IN line, the power supply quality of this line is the most important, and a bypass capacitor may be necessary for some layouts. Both $\mathrm{V}_{\mathrm{CC}}$ OUT and $\mathrm{V}_{\text {PP OUT }}$ pins may use $0.01 \mu \mathrm{~F}$ to $0.1 \mu \mathrm{~F}$ capacitors for noise reduction and electrostatic discharge (ESD) damage prevention. Larger values of output capacitors are not necessary.

## PC Card Slot Implementation

The MIC2562A is designed for full compatibility with the Personal Computer Memory Card International Association's (PCMCIA) PC Card Specification, (March 1995), including the CardBus option. One MIC2562A is required for each PC Card slot.
When a memory card is initially inserted, it should receive $\mathrm{V}_{\mathrm{CC}}$ - either $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ or $5.0 \mathrm{~V} \pm 5 \%$. The initial voltage is determined by a combination of mechanical socket "keys" and voltage sense pins. The card sends a handshaking data stream to the controller, which then determines whether or not this card requires $\mathrm{V}_{\mathrm{PP}}$ and if the card is designed for dual $\mathrm{V}_{\mathrm{CC}}$. If the card is compatible with and desires a different $\mathrm{V}_{\mathrm{CC}}$ level, the controller commands this change by disabling $\mathrm{V}_{\mathrm{CC}}$, waiting at least 100 ms , and then re-enabling the other $\mathrm{V}_{\mathrm{CC}}$ voltage.
$\mathrm{V}_{\mathrm{CC}}$ switches are turned ON and OFF slowly. If commanded to immediately switch from one $\mathrm{V}_{\mathrm{CC}}$ to the other (without turning OFF and waiting 100 ms first), enhancement of the second switch begins after the first is OFF, realizing break-before-make protection. $\mathrm{V}_{\mathrm{PP}}$ switches are turned ON slowly and OFF quickly, which also prevents cross conduction.

If no card is inserted or the system is in sleep mode, the slot logic controller outputs a $\left(\mathrm{V}_{\mathrm{CC} 3} \mathrm{IN}, \mathrm{V}_{\mathrm{CC} 5} \mathrm{IN}\right)=(0,0)$ to the MIC2562A, which shuts down $\mathrm{V}_{\mathrm{CC}}$. This also places the switch into a high impedance output shutdown (sleep) mode, where current consumption drops to nearly zero, with only tiny CMOS leakage currents flowing.
Internal device control logic and MOSFET drive and bias voltage is powered from $\mathrm{V}_{\mathrm{CC3}} \mathrm{IN}$. The high voltage bias is generated by an internal charge pump quadrupler. Systems without 3.3 V may connect $\mathrm{V}_{\mathrm{cc} 3} \mathrm{IN}$ to 5 V . Input logic threshold voltages are compatible with common PC Card logic controllers using either 3.3 V or 5 V supplies.
The PC Card Specification defines two $\mathrm{V}_{\mathrm{PP}}$ supply pins per card slot. The two $\mathrm{V}_{\mathrm{PP}}$ supply pins may be programmed to different voltages. $\mathrm{V}_{\mathrm{PP}}$ is primarily used for programming FLASH memory cards. Implementing two independent $\mathrm{V}_{\mathrm{PP}}$ voltages is easily accomplished with the MIC2562A and a MIC2557 PCMCIA VPP Switching Matrix. Figure 3 shows this full configuration, supporting independent $\mathrm{V}_{\mathrm{PP}}$ and both 5.0 V and $3.3 \mathrm{~V} \mathrm{~V}_{\mathrm{CC}}$ operation. However, few logic controllers support multiple $\mathrm{V}_{\mathrm{PP}}$ —most systems connect $\mathrm{V}_{\mathrm{PP} 1}$ to $\mathrm{V}_{\mathrm{PP} 2}$ and the MIC2557 is not required. This circuit is shown in Figure 4.
During Flash memory programming with standard (+12V) Flash memories, the PC Card slot logic controller outputs a $(0,1)$ to the EN0, EN1 control pins of the MIC2562A, which connects $\mathrm{V}_{\text {PP }} \mathrm{IN}$ (nominally +12 V ) to $\mathrm{V}_{\text {PP out }}$. The low ON resistance of the MIC2562A switch allows using a small bypass capacitor on the $\mathrm{V}_{\text {PP OUT }}$ pins, with the main filtering action performed by a large filter capacitor on $\mathrm{V}_{\mathrm{PP}}$ IN (usually the main power supply filter capacitor is sufficient). Using a small-value capacitor such as $0.1 \mu \mathrm{~F}$ on the output causes little or no timing delays. The $\mathrm{V}_{\text {PP Out }}$ transition from $\mathrm{V}_{\mathrm{CC}}$ to 12.0 V typically takes $250 \mu \mathrm{~s}$. After programming is completed, the controller outputs a $(\mathrm{EN} 1, \mathrm{ENO})=(0,1)$ to the MIC2562A, which then reduces $V_{\text {PP OUT }}$ to the $V_{C C}$ level. Break-before-make switching action and controlled rise times reduces switching transients and lowers maximum current spikes through the switch.
Figure 5 shows MIC2562A configuration for situations where only a single $+5 \mathrm{~V} \mathrm{~V}_{\mathrm{CC}}$ is available.

## Output Current and Protection

MIC2562A output switches are capable of passing the maximum current needed by any PC Card. The MIC2562A meets or exceeds all PCMCIA specifications. For system and card protection, output currents are internally limited. For full system protection, long term (millisecond or longer) output short circuits invoke overtemperature shutdown, protecting the MIC2562A, the system power supplies, the card socket pins, and the PC Card. A final protective feature is the error FLAG, which signals the PC Card slot logic controller when a fault condition exists, allowing the controller to notify the user that the card inserted has a problem. The open-drain FLAG monitors the voltage level on both $\mathrm{V}_{\mathrm{CC}}$ OUT and $\mathrm{V}_{\mathrm{PP}}$ out and activates (pulls low) when either output is 1 V below its programmed level or an overtemperature fault exists.
This FLAG signals output voltage transitions as well as fault conditions. Refer to Figures 1 and 2 for details.


Figure 3. MIC2562A PC Card slot power control application with dual $\mathrm{V}_{\mathrm{cc}}(5 \mathrm{~V}$ and 3.3 V$)$ and separate $\mathrm{V}_{\mathrm{Pp} 1}$ and $\mathrm{V}_{\text {PP2 }}$.


Figure 4. Typical MIC2562A PC Card slot power control application with dual $\mathrm{V}_{\mathrm{cc}}(5 \mathrm{~V}$ and 3.3 V$)$. Note that $\mathrm{V}_{\mathrm{Pp} 1}$ and $\mathrm{V}_{\mathrm{PP} 2}$ are driven together.


Figure 5. PC Card slot power control application without an available 3.3V $\mathrm{V}_{\mathrm{cc}}$. Note that $\mathrm{V}_{\mathrm{cc31N}}$ and $\mathrm{V}_{\mathrm{cc5}{ }^{1 N}}$ are driven together. The MIC2562A is powered by the $\mathrm{V}_{\text {cc3 IN }}$ line. In this configuration, $\mathrm{V}_{\mathrm{cc} \text { ouT }}$ will be 5 V when either $\mathrm{V}_{\mathrm{cC3}}$ or $\mathrm{V}_{\mathrm{cC5}}$ is enabled from the logic table. Take advantage of the lower switch resistance of the $\mathrm{V}_{\mathrm{cC5}}$ switch by using the $\mathrm{V}_{\text {cCL_EN }}$ control as your main $\mathrm{V}_{\mathrm{cc}}$ switch.

## Preliminary Information

## General Description

The MIC2563A Dual Slot PCMCIA (Personal Computer Memory Card International Association) and CardBus Power Controller handles all PC Card slot power supply pins, both $\mathrm{V}_{\mathrm{CC}}$ and $\mathrm{V}_{\mathrm{PP}}$. The MIC2563A switches between the three $\mathrm{V}_{\mathrm{CC}}$ voltages ( $0 \mathrm{~V}, 3.3 \mathrm{~V}$ and 5.0 V ) and the $\mathrm{V}_{\text {PP }}$ voltages ( $\mathrm{OFF}, 0 \mathrm{~V}$, $3.3 \mathrm{~V}, 5 \mathrm{~V}$, or 12.0 V ) required by PC Cards. The MIC2563A switches voltages from the system power supply to $\mathrm{V}_{\mathrm{CC}}$ and $\mathrm{V}_{\mathrm{Pp}}$. Output voltage is selected by two digital inputs each and output current ranges up to 1 A for $\mathrm{V}_{C C}$ and 250 mA for $\mathrm{V}_{\text {PP }}$.

The MIC2563A provides power management capability controlled by the PC Card logic controller. Voltage rise and fall times are well controlled. Medium current $\mathrm{V}_{\mathrm{Pp}}$ and high current $\mathrm{V}_{\mathrm{CC}}$ output switches are self-biasing: no +12V supply is required for 3.3 V or 5 V output.

The MIC2563A is designed for efficient operation. In standby (sleep) mode the device draws very little quiescent current, typically $0.3 \mu \mathrm{~A}$. The device and PCMCIA port is protected by current limiting and overtemperature shutdown. Full crossconduction lockout protects the system power supplies.

The MIC2563A is an improved version of the MIC2563, offering lower ON -resistances and a $\mathrm{V}_{\mathrm{cc}}$ pulldown clamp in the OFF mode. It is available in a 28 -pin SSOP.

## Applications

- Dual Slot PC Card Power Supply Pin Voltage Switch
- CardBus Slot Power Supply Control
- Data Collection Systems
- Machine Control Data Input Systems
- Wireless Communications
- Bar Code Data Collection Systems
- Instrumentation Configuration/Datalogging
- Docking Stations (portable and desktop)
- Power Supply Management
- Power Analog Switching


## Features

- Single Package Controls Two PC Card Slots
- High Efficiency, Low Resistance Switches Require No 12V Bias Supply
- No External Components Required
- Output Current Limit and Overtemperature Shutdown
- Ultra Low Power Consumption
- Complete Dual Slot PC Card/CardBus $\mathrm{V}_{\mathrm{CC}}$ and $\mathrm{V}_{\mathrm{PP}}$ Switch Matrix in a Single Package
- Logic Compatible with Industry Standard PC Card Logic Controllers
- No Voltage Shoot-Through or Switching Transients
- Break-Before-Make Switching
- Digital Selection of $\mathrm{V}_{\mathrm{CC}}$ and $\mathrm{V}_{P P}$ Voltages
- Over $1 \mathrm{~A} \vee_{C C}$ Output Current for Each Section
- Over $250 \mathrm{~mA} \mathrm{~V}_{\mathrm{pP}}$ Output Current for Each Section
- 28-Pin SSOP Package


## Ordering Information

| Part Number | Temperature Range | Package |
| :--- | :---: | :---: |
| MIC2563A-0BSM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 28 -pin SSOP |
| MIC2563A-1BSM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 28 -pin SSOP |

[^11]
## Typical Application




## Pin Configuration

| A $\mathrm{V}_{\mathrm{CC} 5} \mathrm{IN}$ [-5 |  |  | $\square \mathrm{AV}_{\text {CC }}$ OUT |
| :---: | :---: | :---: | :---: |
| A V $\mathrm{V}_{\mathrm{C}}$ OUT |  | 27 | $\square \mathrm{A} \mathrm{V}_{\mathrm{CC} 3} \mathrm{IN}$ |
| A $\mathrm{V}_{\mathrm{CC} 5} \mathrm{IN}$ - |  | 26 | $\square \mathrm{A} \mathrm{V}_{\mathrm{CC}}$ OUT |
| GND |  | 25 | $\square \mathrm{NC}$ |
| $A V_{\text {CC5 }}$ EN | 5 | 24 | $\square$ A VPP OUT |
| A $\mathrm{V}_{\mathrm{CC}}{ }^{-} \mathrm{EN}$ |  | 23 | $\square \mathrm{A} \mathrm{V}_{\mathrm{PP}} \mathrm{IN}$ |
| A ENO | 7 | 22 | $\square \mathrm{B}$ EN1 |
| A EN1 - |  | 21 | $\square \mathrm{B}$ EN0 |
| $B V_{P P}$ IN |  | 20 | $\square \mathrm{B} \mathrm{V}$ CC3_EN |
| B VPP OUT | 10 | 19 | $\square \mathrm{B} \mathrm{VCC5}^{\text {E }}$ EN |
| NC - | 11 | 18 | $\square$ GND |
| B $\mathrm{V}_{\text {CC }}$ OUT $\square$ | 12 | 17 | $\square \mathrm{B} \mathrm{V}_{\mathrm{CC} 5} \mathrm{IN}$ |
| $B V_{\text {CC3 }} \mathrm{IN}$ - | 13 | 16 | $\square \mathrm{B} \mathrm{V}_{\mathrm{CC}}$ OUT |
| B V $\mathrm{CCC}^{\text {OUT }}$ | 14 | 15 | $\square \mathrm{B} \mathrm{VCC5}^{\text {IN }}$ |

## 28 Pin SSOP Package

Connect all pins with the same name together for proper operation.

## MIC2563A-1 Redefined Pin Assignment

| Function | Pin Number <br> Slot A |  |
| :--- | :--- | :--- |
| Slot B |  |  |
| VPP_VCC | 7 | 21 |
| VPP_PGM | 8 | 22 |

Some pin names for the MIC2563A-1 are different from the MIC2563A-0. This table shows the differences. All other pin names are identical to the MIC2563A-0 as shown in the Pin Configuration, above.
Supply Voltage, $\mathrm{V}_{\text {PP IN }}$ ..... 15 V
$V_{\text {CC3 }}$ IN ..... 7.5V
$V_{\mathrm{CC} 5} \mathrm{IN}$ ..... 7.5 V
Logic Input Voltages -0.3 V to +10 V
Output Current (each Output)
VPP OUT >200mA, Internally Limited

## Logic Block Diagram



Electrical Characteristics: (Over operating temperature range with $\mathrm{V}_{\mathrm{CC} 3} \operatorname{IN}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC} 5} \operatorname{IN}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{PP}} \mathbb{I N}=12 \mathrm{~V}$, unless otherwise specified.)

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| DIGITAL INPUTS |  |  |  |  |  |  |
| $V_{I H}$ | Logic 1 Input Voltage |  | 2.2 |  | 7.5 | V |
| $\mathrm{~V}_{\mathrm{IL}}$ | Logic 0 Input Voltage |  | -0.3 |  | 0.8 | V |
| $\mathrm{I}_{\mathrm{IN}}$ | Input Current | $0 \vee<\mathrm{V}_{\mathbb{I N}}<5.5 \mathrm{~V}$ |  |  | $\pm 1$ | $\mu \mathrm{~A}$ |

## $\mathrm{V}_{\text {PP }}$ OUTPUT

| $\begin{aligned} & \text { IPpout } \\ & \text { Hi-Z } \end{aligned}$ | High Impedance Output Leakage Current | Shutdown Mode $0 \leq \mathrm{V}_{\text {PP OUT }} \leq 12 \mathrm{~V}$ |  | 1 | 10 | $\mu \mathrm{A}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IPPSC | Short Circuit Current Limit | $\mathrm{V}_{\text {PP OUT }}=0$ | 0.2 | 0.3 |  | A |
| $\mathrm{R}_{\mathrm{O}}$ | Switch Resistance | $\begin{aligned} & \text { Select } V_{\text {PP OUT }}=5 \mathrm{~V} \\ & \text { Select } V_{P P} O U T=3.3 \mathrm{~V} \\ & \text { IPP OUT }=-100 \mathrm{~mA} \text { (Sourcing) } \end{aligned}$ |  | $\begin{aligned} & 1.8 \\ & 3.3 \end{aligned}$ | $\begin{gathered} 2.5 \\ 5 \end{gathered}$ | $\Omega$ |
| $\mathrm{R}_{\mathrm{O}}$ | Switch Resistance, <br> Select $\mathrm{V}_{\text {PP OUT }}=12 \mathrm{~V}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{PP} \text { IN }}=12 \mathrm{~V} \\ & \mathrm{IPPOT}^{2}=-100 \mathrm{~mA} \text { (Sourcing) } \end{aligned}$ |  | 0.6 | 1 | $\Omega$ |
| $\mathrm{R}_{\mathrm{O}}$ | Switch Resistance, Select $\mathrm{V}_{\text {PP OUT }}=0 \mathrm{~V}$ | Select $\mathrm{V}_{\text {PP OUT }}=$ clamped to ground IPP OUT $=50 \mu \mathrm{~A}$ (Sinking) |  | 2500 | 3900 | $\Omega$ |

## $\mathbf{V P P}_{\text {PP }}$ SWITCHING TIME (See Figure 1)

| $\begin{aligned} & \mathrm{t}_{1} \\ & \mathrm{t}_{2} \\ & \mathrm{t}_{3} \end{aligned}$ | Output Turn-ON Delay (Note 3) | $V_{\text {PP OUT }}=$ Hi-Z to $10 \%$ of 3.3 V <br> $V_{\text {PP OUT }}=\mathrm{Hi}-\mathrm{Z}$ to $10 \%$ of 5 V <br> $\mathrm{V}_{\text {PP OUT }}=\mathrm{Hi}-\mathrm{Z}$ to $10 \%$ of 12 V |  | $\begin{gathered} 5 \\ 10 \\ 70 \end{gathered}$ | $\begin{gathered} 50 \\ 50 \\ 250 \end{gathered}$ | $\mu \mathrm{s}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & t_{4} \\ & t_{5} \\ & t_{6} \end{aligned}$ | Output Rise Time (Note 3) | $V_{\text {PP OUT }}=10 \%$ to $90 \%$ of 3.3 V <br> $V_{\text {PP OUT }}=10 \%$ to $90 \%$ of 5 V <br> $\mathrm{V}_{\text {PP OUT }}=10 \%$ to $90 \%$ of 12 V | $\begin{aligned} & 100 \\ & 100 \\ & 100 \end{aligned}$ | $\begin{aligned} & 200 \\ & 300 \\ & 225 \end{aligned}$ | $\begin{gathered} 800 \\ 1000 \\ 800 \end{gathered}$ | $\mu \mathrm{s}$ |
| $\begin{aligned} & \mathrm{t}_{7} \\ & \mathrm{t}_{8} \\ & \mathrm{t}_{9} \\ & \mathrm{t}_{10} \end{aligned}$ | Output Transition Timing (Note 3) | $\mathrm{V}_{\text {PP OUT }}=3.3 \mathrm{~V}$ to $90 \%$ of 12 V <br> $V_{\text {PP OUT }}=5 \mathrm{~V}$ to $90 \%$ of 12 V <br> $V_{\text {PP OUT }}=12 \mathrm{~V}$ to $90 \%$ of 3.3 V <br> $V_{\text {PP OUT }}=12 \mathrm{~V}$ to $90 \%$ of 5 V | $\begin{aligned} & 100 \\ & 100 \\ & 100 \\ & 100 \end{aligned}$ | $\begin{aligned} & 250 \\ & 200 \\ & 200 \\ & 350 \end{aligned}$ | $\begin{gathered} 1000 \\ 800 \\ 800 \\ 1200 \end{gathered}$ | $\mu \mathrm{s}$ |
| $\begin{aligned} & t_{14} \\ & t_{15} \\ & t_{16} \end{aligned}$ | Output Turn-Off Delay Time (Notes 3, 5) | $\mathrm{V}_{\text {PP OUT }}=3.3 \mathrm{~V}$ to $\mathrm{Hi}-\mathrm{Z}$ <br> $\mathrm{V}_{\text {PP OUT }}=5 \mathrm{~V}$ to $\mathrm{Hi}-\mathrm{Z}$ <br> $V_{\text {PP OUT }}=12 \mathrm{~V}$ to $\mathrm{Hi}-\mathrm{Z}$ |  | $\begin{aligned} & 200 \\ & 200 \\ & 200 \end{aligned}$ | $\begin{aligned} & 1000 \\ & 1000 \\ & 1000 \end{aligned}$ | ns |
| $\begin{aligned} & t_{11} \\ & t_{12} \\ & t_{13} \end{aligned}$ | Output Turn-OFF Fall Time (Note 3) | $V_{\text {PP OUT }}=90 \%$ to $10 \%$ of 3.3 V <br> $V_{\text {PP OUT }}=90 \%$ to $10 \%$ of 5 V <br> $V_{\text {PP OUT }}=90 \%$ to $10 \%$ of 12 V |  | $\begin{aligned} & 50 \\ & 50 \\ & 300 \end{aligned}$ | $\begin{aligned} & 1000 \\ & 1000 \\ & 2000 \end{aligned}$ | ns |

## Electrical Characteristics (continued)

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {CC }}$ OUTPUT |  |  |  |  |  |  |
| ${ }^{\text {I cosc }}$ | Short Circuit Current Limit | $\mathrm{V}_{\text {CC OUT }}=0$ | 1 | 1.5 |  | A |
| $\mathrm{R}_{\mathrm{O}}$ | Switch Resistance | Select $\mathrm{V}_{\text {CC OUT }}=3.3 \mathrm{~V}$ <br> ${ }^{\text {I CC OUT }}=-1 \mathrm{~A}$ (Sourcing) <br> Select $\mathrm{V}_{\text {CC OUT }}=5 \mathrm{~V}$ <br> ${ }^{\text {ICC OUT }}=-1 \mathrm{~A}$ (Sourcing) <br> Select $\mathrm{V}_{\text {CC OUT }}=$ clamped to ground <br> ${ }^{\text {ICC OUT }}=0.1 \mathrm{~mA}$ (Sinking) |  | 100 <br> 70 <br> 500 | $150$ <br> 100 <br> 3900 | $\mathrm{m} \Omega$ <br> $\mathrm{m} \Omega$ <br> $\Omega$ |

$\mathrm{V}_{\text {CC }}$ SWITCHING TIME (See Figure 2)

| $t_{1}$ $t_{2}$ | Output Turn ON Delay Time (Note 4) | $\begin{aligned} & V_{\text {CC OUT }}=0 \mathrm{~V} \text { to } 10 \% \text { of } 3.3 \mathrm{~V} \\ & V_{\text {CC OUT }}=0 \mathrm{~V} \text { to } 10 \% \text { of } 5.0 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 300 \\ & 750 \end{aligned}$ | $\begin{aligned} & 1500 \\ & 3000 \end{aligned}$ | $\mu \mathrm{s}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{3}$ $t_{4}$ | Output Rise Time (Note 4) | $\begin{aligned} & V_{\text {CC OUT }}=10 \% \text { to } 90 \% \text { of } 3.3 \mathrm{~V} \\ & V_{\text {CC OUT }}=10 \% \text { to } 90 \% \text { of } 5 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 200 \\ & 200 \end{aligned}$ | $\begin{gathered} 700 \\ 1500 \end{gathered}$ | $\begin{aligned} & 2500 \\ & 6000 \end{aligned}$ | $\mu \mathrm{s}$ |
| $\mathrm{t}_{7}$ $\mathrm{t}_{8}$ | Output Turn-Off Delay (Notes 4, 5) | $\begin{aligned} & \mathrm{V}_{\text {CC OUT }}=3.3 \mathrm{~V} \\ & \mathrm{~V}_{\text {CC OUT }}=5 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 2.4 \\ & 2.8 \end{aligned}$ |  | ms |
| $t_{5}$ $t_{6}$ | Output Fall Time (Note 4) | $\begin{aligned} & V_{\text {CC OUT }}=90 \% \text { to } 10 \% \text { of } 3.3 \mathrm{~V} \\ & V_{\text {CC OUT }}=90 \% \text { to } 10 \% \text { of } 5.0 \mathrm{~V} \end{aligned}$ | 100 100 | $\begin{aligned} & 240 \\ & 600 \end{aligned}$ | $\begin{aligned} & 1000 \\ & 2000 \end{aligned}$ | $\mu \mathrm{s}$ |

## POWER SUPPLY

| ${ }^{\text {CCC5 }}$ | $\mathrm{V}_{\text {CC5 IN }}$ Supply Current (5V) | $\begin{aligned} & V_{\text {CC OUT }}=5 \mathrm{~V} \text { or } 3.3 \mathrm{~V}, \text { I CC OUT }=0 \\ & \left.\mathrm{~V}_{\text {CC OUT }}=0 \mathrm{~V} \text { (Sleep Mode }\right) \end{aligned}$ |  | $\begin{gathered} 8 \\ 0.2 \end{gathered}$ | $\begin{aligned} & 50 \\ & 10 \end{aligned}$ | $\mu \mathrm{A}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{\text {CCC3 }}$ | $\mathrm{V}_{\text {CC3 IN }}$ Supply Current (3.3V) <br> (Note 6) | $\begin{aligned} & \mathrm{V}_{\text {CC OUT }}=5 \mathrm{~V} \text { or } 3.3 \mathrm{~V}, \text { I CC OUT }=0 \\ & \mathrm{~V}_{\text {CC OUT }}=0 \mathrm{~V} \text { (Sleep Mode) } \end{aligned}$ |  | $\begin{aligned} & 40 \\ & 0.1 \end{aligned}$ | $\begin{gathered} 100 \\ 10 \end{gathered}$ | $\mu \mathrm{A}$ |
| IPp IN | $\mathrm{V}_{\text {PP IN }}$ Supply Current (12V) (Note 7) | $\begin{aligned} & V_{\text {PP OUT }}=3.3 \mathrm{~V} \text { or } 5 \mathrm{~V} . \mathrm{I}_{\text {PP OUT }}=0 \\ & V_{\text {PP OUT }}=\mathrm{Hi}-Z, 0 \text { or } \mathrm{V}_{\text {PP }} \end{aligned}$ |  | $\begin{aligned} & 0.3 \\ & 0.3 \end{aligned}$ | 4 <br> 4 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{CC} 5}$ | Operating Input Voltage (5V) | $\mathrm{V}_{\text {CC5 IN }}$ not required for operation | - | 5.0 | 6 | V |
| $\mathrm{V}_{\mathrm{CC} 3}$ | Operating Input Voltage (3.3V) | (Note 6) | 3.0 | 3.3 | 6 | V |
| $\mathrm{V}_{\text {PP IN }}$ | Operating Input Voltage (12V) | $V_{\text {PP IN }}$ not required for operation (Note 8) | - | 12.0 | 14.5 | V |

## Electrical Characteristics (continued)

| Symbol | Parameter | Conditions | Min | Typ | Max |
| :--- | :--- | :--- | :--- | :---: | :---: |
| Units |  |  |  |  |  |
| THERMAL SHUTDOWN |  | 130 |  | ${ }^{\circ}{ }^{\circ} \mathrm{C}$ |  |

NOTE 1: Functional operation above the absolute maximum stress ratings is not implied.
NOTE 2: Static-sensitive device. Store only in conductive containers. Handling personnel and equipment should be grounded to prevent damage from static discharge.
NOTE 3: $\quad R_{L}=100 \Omega$ connected to ground.
NOTE 4: $\quad R_{\llcorner }=10 \Omega$ connected to ground.
NOTE 5: Delay from commanding Hi Z or OV to beginning slope. Does not apply to current limit or overtemperature shutdown conditions.
NOTE 6: The MIC2563A uses $\mathrm{V}_{\mathrm{Cc3} \operatorname{IN}}$ for operation. For single 5 V supply systems, connect 5 V to both $\mathrm{V}_{\mathrm{CC3} \operatorname{IN}}$ and $\mathrm{V}_{\text {cc5IN }}$. See Applications Information for further details.
NOTE 7: $\quad \mathrm{V}_{\text {PPIN }}$ is not required for operation.
NOTE 8: $\quad \mathrm{V}_{\text {PPIN }}$ must be either high impedance or greater than or approximately equal to the highest voltage $\mathrm{V}_{\mathrm{cC}}$ in the system. For example, if both 3.3 V and 5 V are connected to the MIC2563A, $\mathrm{V}_{\text {PP IN }}$ must be either $5 \mathrm{~V}, 12 \mathrm{~V}$, or high impedance.


Figure 1. MIC2563A $V_{\text {PP }}$ Timing Diagram. $\mathrm{V}_{\mathrm{PP}}$ Enable is shown generically: refer to the timing tables (below). At time " $A$ " $V_{P P}=3.3 \mathrm{~V}$ is selected. At $B, V_{p p}$ is set to 12 V . At $C, V_{P P}=3.3 \mathrm{~V}$ (from 12 V ). At $\mathrm{D}, \mathrm{V}_{\mathrm{PP}}$ is disabled. At $\mathrm{E}, \mathrm{V}_{\mathrm{PP}}$ is programmed to 5 V . At $\mathrm{F}, \mathrm{V}_{\mathrm{pp}}$ is set to 12 V . At $\mathrm{G}, \mathrm{V}_{\mathrm{pp}}$ is programmed to 5 V . At $\mathrm{H}, \mathrm{V}_{\mathrm{pp}}$ is disabled. At $\mathrm{J}, \mathrm{V}_{\mathrm{pp}}$ is set to 12 V . And at $K, V_{p p}$ is again disabled. $R_{L}=100 \Omega$ for all measurements. Load capacitance is negligible.


Figure 2. MIC2563A $\mathrm{V}_{\mathrm{cc}}$ Timing Diagram. $\mathrm{V}_{\mathrm{cc}}$ Enable is shown generically: refer to the timing tables (below) for specific control logic input. At time $\mathrm{A}, \mathrm{V}_{c \mathrm{c}}$ is programmed to 3.3 V . At $\mathrm{B}, \mathrm{V}_{\mathrm{cc}}$ is disabled. At $\mathrm{C}, \mathrm{V}_{\mathrm{cc}}$ is programmed to 5 V . And at $\mathrm{D}, \mathrm{V}_{\mathrm{cc}}$ is disabled. $\mathrm{R}_{\mathrm{L}}=10 \Omega$

## MIC2563A-0 Control Logic Table

| $\mathbf{V}_{\text {CC5_EN }}$ | $\mathbf{V}_{\text {CC3_EN }}$ | EN1 | EN0 | $\mathbf{V}_{\text {CC OUT }}$ | V $_{\text {PP OUT }}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | Clamped to Ground | High Z |
| 0 | 0 | 0 | 1 | Clamped to Ground | High Z |
| 0 | 0 | 1 | 0 | Clamped to Ground | High Z |
| 0 | 0 | 1 | 1 | Clamped to Ground | Clamped to Ground |
| 0 | 1 | 0 | 0 | 3.3 | High Z |
| 0 | 1 | 0 | 1 | 3.3 | 3.3 |
| 0 | 1 | 1 | 0 | 3.3 | 12 |
| 0 | 1 | 1 | 1 | 3.3 | Clamped to Ground |
| 1 | 0 | 0 | 0 | 5 | High Z |
| 1 | 0 | 0 | 1 | 5 | 5 |
| 1 | 0 | 1 | 0 | 5 | 12 |
| 1 | 0 | 1 | 1 | 5 | Clamped to Ground |
| 1 | 1 | 0 | 0 | 3.3 | High Z |
| 1 | 1 | 0 | 1 | 3.3 | 3.3 |
| 1 | 1 | 1 | 0 | 3.3 | 5 |
| 1 | 1 | 1 | 1 | 3.3 | Clamped to Ground |

MIC2563A-1 Control Logic (compatible with Cirrus Logic CL-PD6710 \& PD672x-series Controllers)

| $\mathbf{V}_{\text {CC5_EN }}$ | $\mathbf{V}_{\mathbf{C C}}$ _EN | $\mathbf{V}_{\mathbf{P P}}$ _PGM | $\mathbf{V}_{\mathbf{P P}}$ VCC | $\mathbf{V}_{\mathbf{C C}}$ OUT | $\mathbf{V}_{\text {PP OUT }}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | Clamped to Ground | Clamped to Ground |
| 0 | 0 | 0 | 1 | Clamped to Ground | High Z |
| 0 | 0 | 1 | 0 | Clamped to Ground | High Z |
| 0 | 0 | 1 | 1 | Clamped to Ground | High Z |
| 0 | 1 | 0 | 0 | 5 | Clamped to Ground |
| 0 | 1 | 0 | 1 | 5 | 5 |
| 0 | 1 | 1 | 0 | 5 | 12 |
| 0 | 1 | 1 | 1 | 5 | High Z |
| 1 | 0 | 0 | 0 | 3.3 | Clamped to Ground |
| 1 | 0 | 0 | 1 | 3.3 | 3.3 |
| 1 | 0 | 1 | 0 | 3.3 | 12 |
| 1 | 0 | 1 | 1 | 3.3 | High Z |
| 1 | 1 | 0 | 0 | Clamped to Ground | Clamped to Ground |
| 1 | 1 | 0 | 1 | Clamped to Ground | High Z |
| 1 | 1 | 1 | 0 | Clamped to Ground | High Z |
| 1 | 1 | 1 | 1 | Clamped to Ground | High Z |

## Applications Information

PC Card power control for two sockets is easily accomplished using the MIC2563A PC Card/CardBus Slot $\mathrm{V}_{\mathrm{CC}}$ \& $\mathrm{V}_{\text {PP }}$ Power Controller IC. Four control bits per socket determine $V_{C C}$ OUT and $V_{\text {PP OUT }}$ voltage and standby/operate mode condition. $\mathrm{V}_{\mathrm{CC}}$ outputs of 3.3 V and 5 V at the maximum allowable PC Card current are supported. $\mathrm{V}_{\text {PP OUT }}$ output voltages of $\mathrm{V}_{\mathrm{CC}}(3.3 \mathrm{~V}$ or 5 V$)$, $\mathrm{V}_{\mathrm{PP}}, 0 \mathrm{~V}$, or a high impedance state are available. When the $\mathrm{V}_{\mathrm{CC}}$ clamped to ground condition is selected, the device switches into "sleep" mode and draws only nanoamperes of leakage current. Full protection from hot switching is provided which prevents feedback from the $\mathrm{V}_{\mathrm{CCOUT}}$ (from 5V to 3.3V, for example) by locking out the low voltage switch until the initial switch's gate voltage drops below the desired lower $\mathrm{V}_{\mathrm{CC}}$.
The MIC2563A operates from the computer system main power supply. Device logic and internal MOSFET drive is generated internally by charge pump voltage multipliers powered from $\mathrm{V}_{\mathrm{CC3}} \mathrm{IN}^{\text {. Switching speeds are carefully con- }}$ trolled to prevent damage to sensitive loads and meet all PC Card Specification timing requirements.

## Supply Bypassing

External capacitors are not required for operation. The MIC2563A is a switch and has no stability problems. For best results however, bypass $\mathrm{V}_{\mathrm{CC} 3} \mathrm{IN}, \mathrm{V}_{\mathrm{CC} 5} \mathrm{IN}$, and $\mathrm{V}_{\mathrm{PP}} \mathrm{IN}$ inputs with $1 \mu \mathrm{~F}$ capacitors to improve output ripple. As all internal device logic and comparison functions are powered from the $\mathrm{V}_{\mathrm{CC} 3}$ IN line, the power supply quality of this line is the most important, and a bypass capacitor may be necessary for some layouts. Both $\mathrm{V}_{\mathrm{CCOUT}}$ and $\mathrm{V}_{\text {PP OUT }}$ pins may use $0.01 \mu \mathrm{~F}$ to $0.1 \mu \mathrm{~F}$ capacitors for noise reduction and electrostatic discharge (ESD) damage prevention.

## PC Card Slot Implementation

The MIC2563A is designed for full compatibility with the Personal Computer Memory Card International Association's (PCMCIA) PC Card Specification, (March 1995), including the CardBus option.

When a memory card is initially inserted, it should receive $\mathrm{V}_{\mathrm{CC}}$ - either $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ or $5.0 \mathrm{~V} \pm 5 \%$. The initial voltage is determined by a combination of mechanical socket "keys" and voltage sense pins. The card sends a handshaking data stream to the controller, which then determines whether or not this card requires $\mathrm{V}_{\mathrm{PP}}$ and if the card is designed for dual $\mathrm{V}_{\mathrm{CC}}$. If the card is compatible with and desires a different $\mathrm{V}_{\mathrm{CC}}$ level, the controller commands this change by disabling $\mathrm{V}_{\mathrm{CC}}$, waiting at least 100 ms , and then re-enabling the other $V_{\mathrm{CC}}$ voltage.
$\mathrm{V}_{\mathrm{CC}}$ switches are turned ON and OFF slowly. If commanded to immediately switch from one $\mathrm{V}_{\mathrm{CC}}$ to the other (without turning OFF and waiting 100 ms first), enhancement of the second switch begins after the first is OFF, realizing break-before-make protection. $\mathrm{V}_{\mathrm{PP}}$ switches are turned ON slowly and OFF quickly, which also prevents cross conduction.

If no card is inserted or the system is in sleep mode, the slot logic controller outputs a $\left(\mathrm{V}_{\mathrm{CC}} \mathrm{IN}, \mathrm{V}_{\mathrm{CC} 5} \mathrm{IN}\right)=(0,0)$ to the MIC2563A, which shuts down $\mathrm{V}_{\mathrm{CC}}$. This also places the switch into a high impedance output shutdown (sleep) mode, where current consumption drops to nearly zero, with only tiny CMOS leakage currents flowing.

Internal device control logic and MOSFET drive and bias voltage is powered from $\mathrm{V}_{\mathrm{CC}} \mathrm{IN}$. The high voltage bias is generated by an internal charge pump quadrupler. Systems without 3.3 V may connect $\mathrm{V}_{\mathrm{CC}}$ IN to 5 V . Input logic threshold voltages are compatible with common PC Card logic controllers using either 3.3 V or 5 V supplies.

The PC Card Specification defines two $\mathrm{V}_{\mathrm{Pp}}$ supply pins per card slot. The two $\mathrm{V}_{\mathrm{pp}}$ supply pins may be programmed to different voltages. $V_{\mathrm{PP}}$ is primarily used for programming FLASH memory cards. Implementing two independent $\mathrm{V}_{\mathrm{Pp}}$ voltages is easily accomplished with the MIC2563A and a MIC2557 PCMCIA V ${ }_{\text {PP }}$ Switching Matrix. Figure 3 shows this full configuration, supporting independent $\mathrm{V}_{\mathrm{PP}}$ and both 5.0 V and $3.3 \mathrm{~V} \mathrm{~V}_{\mathrm{Cc}}$ operation. However, few logic controllers support multiple $\mathrm{V}_{\mathrm{PP}}$-most systems connect $\mathrm{V}_{\mathrm{PP} 1}$ to $\mathrm{V}_{\mathrm{PP}, 2}$ and the MIC2557 is not required. This circuit is shown in Figure 4.

During Flash memory programming with standard (+12V) Flash memories, the PC Card slot logic controller outputs a $(0,1)$ to the EN0, EN1 control pins of the MIC2563A, which connects $\mathrm{V}_{\mathrm{PP}}$ IN (nominally +12 V ) to $\mathrm{V}_{\mathrm{PP}}$ OUT. The low ON resistance of the MIC2563A switch allows using a small bypass capacitor on the $\mathrm{V}_{\mathrm{PP} \text { OUT }}$ pins, with the main filtering action performed by a large filter capacitor on $\mathrm{V}_{\text {PP }}$ IN (usually the main power supply filter capacitor is sufficient). Using a small-value capacitor such as $0.1 \mu \mathrm{~F}$ on the output causes little or no timing delays. The $\mathrm{V}_{\mathrm{PP} \text { OUT }}$ transition from $\mathrm{V}_{\mathrm{CC}}$ to 12.0 V typically takes $250 \mu \mathrm{~s}$. After programming is completed, the controller outputs a (EN1, EN0) $=(0,1)$ to the MIC2563A, which then reduces $\mathrm{V}_{\text {PP }}$ OUT to the $\mathrm{V}_{\mathrm{CC}}$ level. Break-before-make switching action and controlled rise times reduces switching transients and lowers maximum current spikes through the switch.

Figure 5 shows MIC2563A configuration for situations where only a single $+5 \mathrm{~V} \mathrm{~V}_{\mathrm{CC}}$ is available.

## Output Current and Protection

MIC2563A output switches are capable of passing the maximum current needed by any PC Card. The MIC2563A meets or exceeds all PCMCIA specifications. For system and card protection, output currents are internally limited. For full system protection, long term (millisecond or longer) output short circuits invoke overtemperature shutdown, protecting the MIC2563A, the system power supplies, the card socket pins, and the PC Card.


Figure 3. PC Card slot power control application with dual $\mathrm{V}_{\mathrm{cc}}(5.0 \mathrm{~V}$ or 3.3 V$)$ and separate $\mathrm{V}_{\mathrm{PP} 1}$ and $\mathrm{V}_{\mathrm{PP} 2}{ }^{*}$


Figure 4. Typical PC Card slot power control application with dual $\mathrm{V}_{\mathrm{cc}}(5.0 \mathrm{~V}$ or 3.3 V$)$. Note that $\mathrm{V}_{\mathrm{PP} 1}$ and $\mathrm{V}_{\mathrm{PP} 2}$ are driven together.


Figure 5. PC Card slot power control application without a $3.3 \mathrm{~V} \mathrm{~V}_{\mathrm{cc}}$ supply. Note that $\mathrm{V}_{\mathrm{cc3} 1 \mathrm{~N}}$ and $\mathrm{V}_{\text {cc5is }}$ lines are driven together. The MIC2563A is powered from the $\mathrm{V}_{\text {cc3in }}$ line. In this configuration, $\mathrm{V}_{\mathrm{cc} \text { out }}$ will be 5 V when either $\mathrm{V}_{\mathrm{cC} 3}$ or $\mathrm{V}_{\mathrm{cC} 5}$ is enabled.


Figure 6. Interfacing the MIC2563A with a serial-output data controller. Pinouts shown are for the MIC2563A-1 and a three-wire serial controller.

## Serial Control

Figure 6 shows conversion from a three-wire serial interface, such as used by the Cirrus Logic CL-PD6730, to the standard eight-line parallel interface used by the MIC2563A-1. This interface requires three common, low cost 7400-series logic ICs:

- $74 \times 574$ Octal D Flip-Flop
- 74x175 Quad Flip-Flop with Latches (two needed)

Either 3.3V or 5 V logic devices may be used, depending upon the control voltage employed by the slot logic controller. Pin numbers in parenthesis refer to the MIC2563A-1BSM. Gerber ${ }^{\text {TM }}$ files for this P.C. board layout are available to Micrel customers. Please contact Micrel directly.
Another serial-to-parallel solution for this application is the 74HC594, 8-bit shift register with output registers. This device contains the eight $D$ flip-flops plus has latched outputs suitable for this purpose.

## Serial Control Adapter P.C. Board Layout



95090201. PCB

Top Layer


Top Overlay


Bottom Layer

## General Description

The MIC2564 is dual-slot PC Card (PCMCIA) and CardBus power controller. It is a sophisticated power switching matrix that controls $\mathrm{V}_{\mathrm{CC}}$ and $\mathrm{V}_{\mathrm{PP}}$ voltages to two PC Card slots. The MIC2564 is used in conjunction with a serial-data output logic controller.
When connected to $3.3 \mathrm{~V}, 5 \mathrm{~V}$, and 12 V system power supplies, the MIC2564 can switch its $\mathrm{V}_{\mathrm{CC}}$ outputs between 0 V , 3.3 V , and 5.0 V at up to 1 A and $\mathrm{V}_{\text {PP }}$ outputs between $0 \mathrm{~V}, 3.3 \mathrm{~V}$, $5 \mathrm{~V}, 12 \mathrm{~V}$, and high-impedance states at up to 250 mA . Voltage rise and fall times are well controlled. The MIC2564 also features an efficient standby (sleep) mode at $0.3 \mu \mathrm{~A}$ typical quiescent current.
12 V and 5 V supplies are not required for MIC2564 operation making it possible to omit one or both supplies when they are not required by the system. An internal charge pump supplies the internal bias voltages required for high-performance switching.
The MIC2564 is protected by thermal shutdown, and protects itself and the system with current limiting and cross-conduction lockout.
The MIC2564 is available in a 24 -pin SSOP.

## Features

- Controls two card slots from one surface mount device
- Independent $\mathrm{V}_{\mathrm{CC}}$ and $\mathrm{V}_{\mathrm{PP}}$ voltage selection
- High-efficiency, low-resistance switches
- 12 V supply optional (not required by MIC2564)
- External components not required
- Current limit and overtemperature shutdown
- Ultra-low power consumption
- Cross-conduction lockout (no switching transients)
- Break-before-make switching
- 1 A minimum $\mathrm{V}_{\mathrm{Cc}}$ output per slot
- 250 mA minimum $\mathrm{V}_{\text {PP }}$ output current per slot
- 24-pin surface-mount SSOP


## Applications

- PC Card and CardBus power control
- Zoom Video port power control
- Wireless communications
- Bar code data collection systems
- Docking stations (portable and desktop)
- Power supply management


## Ordering Information

| Part Number | Temperature Range | Package |
| :--- | :---: | :---: |
| MIC2564BSM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 24-pin SSOP |

## Typical Application



## Pin Configuration



## 24-lead SSOP (SM)

## Pin Description

| Pin Number | Pin Name | Pin Function |
| :---: | :---: | :---: |
| 1,3,10,12 | $\mathrm{V}_{\text {CC5 }} \mathrm{IN}$ | 5V Supply Input: Optional system power supply connection. Required only for $5 \mathrm{~V} \mathrm{~V}_{\mathrm{CC}}$ and $\mathrm{V}_{\mathrm{PP}}$ output voltage. |
| 2,22,24 | A $\mathrm{V}_{\mathrm{CC}}$ OUT | Slot A V CC Output |
| 4 | A FLAG | Slot A $\mathrm{V}_{\mathrm{CC}}$ \& $\mathrm{V}_{\mathrm{PP}}$ Error Flag (Output): Low indicates output error condition. |
| 5 | SDA | Serial Data (Input/Output) |
| 6 | SCL | Serial Clock (Input) |
| 7 | RST\# | System Reset (Input): Active low signal deactivates the MIC2564, clearing the serial registers and forcing $\mathrm{V}_{\mathrm{CC}}$ to OV and making $\mathrm{V}_{\mathrm{PP}}$ high impedance. |
| 8 | SLA | Serial Data Latch (Input) |
| 9 | B FLAG | Slot B $\mathrm{V}_{\mathrm{CC}}$ \& $\mathrm{V}_{\mathrm{PP}}$ Error Flag (Output): Low indicates output error condition. |
| 11,13,15 | $\mathrm{B} \mathrm{V}_{\mathrm{CC}}$ OUT | Slot B $\mathrm{V}_{\mathrm{CC}}$ Output |
| 14,23 | $\mathrm{V}_{\text {CC3 }} \mathrm{IN}$ | 3.3V Supply Input: Required system power supply connection. Powers 3.3V $\mathrm{V}_{\mathrm{CC}}$ and $\mathrm{V}_{\mathrm{PP}}$ outputs and all internal circuitry. |
| 16,21 | GND | Ground |
| 17 | B $\mathrm{V}_{\mathrm{PP}}$ OUT | Slot B $\mathrm{V}_{\text {PP }}$ Output |
| 18,19 | $\mathrm{V}_{\mathrm{PP}} \mathrm{IN}$ | 12V Supply Input: Optional system power supply connection. Required only for $12 \mathrm{~V} \mathrm{~V}_{\mathrm{PP}}$ output voltage. |
| 20 | A V $\mathrm{PPP}^{\text {OUT }}$ | Slot A V ${ }_{\text {PP }}$ Output |

## SCSI-II Active Terminator <br> Preliminary Information

## General Description

The MIC5204 is an active terminator designed to comply with SCSI-II specifications. The MIC5204 is enabled by a CMOS or TTL compatible logic signal. When disabled, power consumption drops nearly to zero and the output goes into a high impedance state. Key MIC5204 features include protection against reversed battery, current limiting, and overtemperature shutdown.

## Features

- $\pm 1 \%$ Output voltage accuracy
- Guaranteed 1A output
- Low quiescent current
- Low dropout voltage
- Extremely tight load and line regulation
- Very low temperature coefficient
- Current and thermal limiting
- Zero OFF mode current
- Logic-controlled electronic shutdown
- Available in SO-8 and SOT-223 packages


## Applications

- SCSI-II Active Terminator
- Desktop, Laptop, Notebook, and Palmtop Computers
- Intelligent Instrumentation
- Printers
- Disk Drives
- Voltage Reference


## Ordering Information

| Part Number | Temperature Range $*$ | Package |
| :--- | :---: | :---: |
| MIC5204BM | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | SO-8 |
| MIC5204BS | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | SOT- 223 |

* Junction Temperature


## Typical Application



## Pin Configuration



Both $\mathrm{V}_{\text {IN }}$ and both $\mathrm{V}_{\text {OUT }}$ pins must be tied together. ENABLE must be pulled high for operation.


## Absolute Maximum Ratings

Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Electrical specifications do not apply when operating the device beyond its specified Operating Ratings.

| Power Dissipation | Internally Limited |
| :--- | ---: |
| Lead Temperature (Soldering, 5 seconds) | $260^{\circ} \mathrm{C}$ |
| Operating Junction Temperature Range | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Input Supply Voltage | -20 V to +20 V |
| ENABLE Input Voltage | -0.3 V to +20 V |
| ESD Rating | $>2000 \mathrm{~V}$ |

## Recommended Operating Conditions

Input Voltage
Operating Junction Temperature Range ENABLE Input Voltage

3 V to 6 V
$-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
-0.3 V to $\mathrm{V}_{\mathrm{cc}}$

## Electrical Characteristics

Limits in standard typeface are for $\mathrm{T}_{J}=25^{\circ} \mathrm{C}$ and limits in boldface apply over the junction temperature range of $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$.
Unless otherwise specified, $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\mathrm{OUT}}+1 \mathrm{~V}, \mathrm{I}_{\mathrm{L}}=1 \mathrm{~mA}, \mathrm{C}_{\mathrm{L}}=3.3 \mu \mathrm{~F}$, and $\mathrm{V}_{\text {ENABLE }} \geq 2.0 \mathrm{~V}$

| Symbol | Parameter | Conditions | Min | Typical | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{O}}$ | Output Voltage Accuracy |  | $\begin{gathered} \hline 2.8215 \\ 2.793 \end{gathered}$ |  | $\begin{gathered} 2.8785 \\ 2.907 \end{gathered}$ | V |
| $\frac{\Delta \mathrm{V}_{\mathrm{O}}}{\Delta \mathrm{~T}}$ | Output Voltage <br> Temperature Coef. | (Note 2) |  | 20 | 100 | ppm $/{ }^{\circ} \mathrm{C}$ |
| $\frac{\overline{\Delta \mathrm{V}_{\mathrm{O}}}}{\overline{\mathrm{~V}_{\mathrm{IN}}}}$ | Line Regulation | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {OUT }}+1 \mathrm{~V}$ to 6 V |  | 0.004 | $\begin{aligned} & 0.10 \\ & 0.40 \\ & \hline \end{aligned}$ | \% |
| $\frac{\Delta \mathrm{V}_{\mathrm{O}}}{\mathrm{I}_{\mathrm{L}}}$ | Load Regulation | $\mathrm{I}_{\mathrm{L}}=0.1 \mathrm{~mA}$ to $100 \mathrm{~mA}($ Note 3) |  | 0.04 | $\begin{aligned} & 0.16 \\ & 0.30 \end{aligned}$ | \% |
| $\mathrm{V}_{\mathrm{IN}}-\mathrm{V}_{\mathrm{O}}$ | Dropout Voltage (Note 4) | $\begin{aligned} & \mathrm{I}_{\mathrm{L}}=100 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{L}}=50 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{L}}=100 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{L}}=750 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{L}}=1000 \mathrm{~mA} \end{aligned}$ |  | $\begin{gathered} \hline 30 \\ 75 \\ 190 \\ 240 \\ 210 \\ 350 \\ 600 \\ 1000 \\ 750 \\ 1200 \end{gathered}$ |  | mV |
| $\mathrm{I}_{\mathrm{Q}}$ | Quiescent Current | $\mathrm{V}_{\text {ENABLE }} \leq 0.7 \mathrm{~V}$ (Shutdown) |  | 0.01 |  | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {GND }}$ | Ground Pin Current | $\begin{aligned} & V_{\text {ENABLE }} \geq 2.0 \mathrm{~V}, \mathrm{I}_{\mathrm{L}}=100 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{L}}=20 \mathrm{~mA} \\ & I_{L}=30 \mathrm{~mA} \\ & I_{L}=50 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{L}}=100 \mathrm{~mA} \end{aligned}$ |  | $\begin{aligned} & \hline 130 \\ & 240 \\ & 300 \\ & 450 \\ & 900 \\ & \hline \end{aligned}$ |  | $\mu \mathrm{A}$ |
| PSRR | Ripple Rejection |  |  | 70 |  | dB |
| $\mathrm{I}_{\text {GNDDO }}$ | Ground Pin <br> Current at Dropout | $\mathrm{V}_{\text {IN }}=0.5 \mathrm{~V}$ less than designed $\mathrm{V}_{\text {OUT }}$ $\mathrm{I}_{\mathrm{L}}=100 \mu \mathrm{~A}$ (Note 5) |  | 270 | 330 | $\mu \mathrm{A}$ |
| $\underline{\mathrm{I}_{\text {LIMIT }}}$ | Current Limit | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ |  | 1.5 |  | A |
| $\frac{\Delta \mathrm{V}_{\mathrm{O}}}{\Delta \mathrm{P}_{\mathrm{D}}}$ | Thermal Regulation | (Note 6) |  | 0.05 |  | \%/W |
| $\mathrm{e}_{\mathrm{n}}$ | Output Noise |  |  | 30 |  | $\mu \mathrm{V}$ |

## ENABLE Input

| $\mathrm{V}_{\mathrm{IL}}$ | Input Voltage Level <br> Logic Low <br> Logic High | OFF |  |  | 0.7 |
| :--- | :--- | :--- | :--- | :---: | :---: |
| $I_{\mathrm{IL}}$ | ON |  |  |  |  |

Note 1: Absolute maximum ratings indicate limits beyond which damage to the component may occur. Electrical specifications do not apply when operating the device outside of its rated operating conditions. The maximum allowable power dissipation is a function of the maximum junction temperature, $T_{J_{(M A X)}}$, the junction-to-ambient thermal resistance, $\theta_{J A}$, and the ambient temperature, $T_{A}$. The maximum allowable power dissipation at any ambient temperature is calculated using: $P_{(M A X)}=$ $\left(T_{J(M A X)}-T_{A}\right) \theta_{J A}$. Exceeding the maximum allowable power dissipation will result in excessive die temperature, and the regulator will go into thermal shutdown. The $\theta_{\mathrm{JC}}$ of the MIC5204BS is $15^{\circ} \mathrm{C} / \mathrm{W}$ and $\theta_{\mathrm{JA}}$ for the MIC5204BM is $160^{\circ} \mathrm{C} / \mathrm{W}$ mounted on a PC board (see "Thermal Considerations" section for further details).
Note 2: Output voltage temperature coefficient is defined as the worst case voltage change divided by the total temperature range.
Note 3: Regulation is measured at constant junction temperature using low duty cycle pulse testing. Parts are tested for load regulation in the load range from 0.1 mA to 100 mA . Changes in output voltage due to heating effects are covered by the thermal regulation specification.
Note 4: Dropout Voltage is defined as the input to output differential at which the output voltage drops $2 \%$ below its nominal value measured at 1 V differential.
Note 5: Ground pin current is the regulator quiescent current plus pass transistor base current. The total current drawn from the supply is the sum of the load current plus the ground pin current.
Note 6: Thermal regulation is defined as the change in output voltage at a time T after a change in power dissipation is applied, excluding load or line regulation effects. Specifications are for a 1 A load pulse at $\mathrm{V}_{\mathbb{I N}}=6 \mathrm{~V}$ for $\mathrm{T}=10 \mathrm{~ms}$.

## Typical Characteristics




## Applications Information

## External Capacitors

A $2.2 \mu \mathrm{~F}$ capacitor is recommended between the MIC5204 output and ground to prevent oscillations due to instability. Larger values serve to improve the regulator's transient response. Most types of tantalum or aluminum electrolytics will be adequate; film types will work. Many aluminum electrolytics have electrolytes that freeze at about $-30^{\circ} \mathrm{C}$, so solid tantalums are recommended for operation below $-25^{\circ} \mathrm{C}$. The important parameters of the capacitor are an effective series resistance of about $5 \Omega$ or less and a resonant frequency above 500 kHz . The value of this capacitor may be increased without limit.

A $1 \mu \mathrm{~F}$ capacitor should be placed from the MIC5204 input to ground if there is more than 10 inches of wire between the input and the AC filter capacitor or if a battery is used as the input.

The MIC5204 will remain stable and in regulation with no load in addition to the internal voltage divider.

## Thermal Considerations

Part l. Layout
The MIC5204BM (8-pin surface mount package) has the following thermal characteristics when mounted on a single layer copper-clad printed circuit board.

| PC Board <br> Dielectric | $\theta_{\mathrm{JA}}$ |
| :---: | :---: |
| FR4 | $160^{\circ} \mathrm{C} / \mathrm{W}$ |
| Ceramic | $120^{\circ} \mathrm{C} / \mathrm{W}$ |

Multi-layer boards having a ground plane, wide traces near the pads, and large supply bus lines provide better thermal conductivity. The "worst case" value of $160^{\circ} \mathrm{C} / \mathrm{W}$ assumes no ground plane, minimum trace widths, and a FR4 material board.

## Part II. Nominal Power Dissipation and Die Temperature

The MIC5204BM at a $25^{\circ} \mathrm{C}$ ambient temperature will operate reliably at up to 625 mW power dissipation when mounted in the "worst case" manner described above. At an ambient temperature of $55^{\circ} \mathrm{C}$, the device may safely dissipate 440 mW . These power levels are equivalent to a die temperature of $125^{\circ} \mathrm{C}$, the recommended maximum temperature for nonmilitary grade silicon integrated circuits. In normal SCSI terminator applications, the average power dissipation is very small and this minimum geometry heat sink is suitable. The total dissipation does not approact the 400 mW to 625 mW range described above.

For MIC5204BS (SOT-223 package) heat sink characteristics, please refer to Micrel Application Hint 17, "P.C. Board Heat Sinking". As with the SO-8, average power dissipation in SCSI terminator applications is low and a minimum pad size is generally adequate.


Minimum recommended board pad size, SO-8.

## General Description

The MIC2557 and MIC2558 provide "Programming and Peripheral" voltage ( $\mathrm{V}_{\mathrm{PP}}$ ) switching for PCMCIA card sockets. They have simple logic compatible inputs and easily interface with industry standard PCMCIA controllers. This note gives circuit examples for several PCMCIA controllers. For controllers supporting dual $\mathrm{V}_{\mathrm{CC}}(3.3 \mathrm{~V}$ and 5.0 V$)$, two simple high current $\mathrm{V}_{\mathrm{CC}}$ switch matrices are shown.


## Pin Configuration





Figure 1. PCMCIA Compatible Dual $\mathrm{V}_{\mathrm{CC}}$ Switch Matrix. This circuit uses power MOSFETs driven by two MIC5014 high side MOSFET drivers to select between 3.3 V and $5 \mathrm{~V} \mathrm{~V}_{\mathrm{Cc}}$. MOSFET "body diodes" are shown for information.


Figure 2. PCMCIA Compatible Dual $\mathrm{V}_{\mathrm{CC}}$ Switch Matrix. This circuit uses power MOSFETs driven by a single MIC5016 high side MOSFET drivers to select between 3.3 V and $5 \mathrm{~V} \mathrm{~V}_{\mathrm{Cc}}$.

## $\mathrm{V}_{\mathrm{Cc}}$ Switching

Figures 1 and 2 show the MIC5014 and MIC5016 high side power MOSFET drivers configured as a $\mathrm{V}_{\mathrm{CC}}$ select matrix. Both circuits operate identically; the MIC5016 is a dual MIC5014. For convenience, we will discuss the circuit operation referring to Figure 1. Initially, both MOSFET drivers are OFF and the MOSFET gates are clamped low, placing the $\mathrm{V}_{\mathrm{CC}}$ output in the high impedance condition. A TTL High level on $\mathrm{V}_{\text {CC5_EN }}$ enables Q1, and 5 V appears on $\mathrm{V}_{\text {CC }}$ OUT. Likewise, when $\mathrm{V}_{\text {CC3_EN }}$ is High, Q2 and Q3 are ON and 3.3V
appears on the output. $\mathrm{V}_{\text {CC5 EN }}$ and $\mathrm{V}_{\text {CC3_EN }}$ are mutually exclusive: circuit damage might occur if bōth switches are commanded ON simultaneously.
The inherent "body diode" of the power MOSFET, shown in Figure 1, creates circuit problems that are dealt with by adding another MOSFET, Q3, connected in the reverse direction. Without Q3, whenever the 5 V supply is enabled, current would flow from $\mathrm{V}_{\text {CCOUT }}$ through the body diode of Q2 into the 3.3 V supply, thereby contaminating the low voltage supply. Q3's reverse direction connects its body diode anode
to anode with Q2 and eliminates reverse current. When $\mathrm{V}_{\text {CC3_EN }}$ is High and the MIC5014 enhances the MOSFET gates, both Q2 and Q3 are ON, and 3.3V appears on $\mathrm{V}_{\mathrm{CC}}$ out. The enhanced channel shorts out the body diodes, so no diode forward voltage drop is evident. The ON resistance of Q3 is slightly higher in its reverse direction than in normal
operation, but with reasonably sized MOSFETs, the voltage drop is small. Although a Schottky diode would provide the required protection, its forward voltage drop is much too large and would prevent the 3.3 V switch from meeting its $\pm 5 \%$ accuracy requirement.

## Cirrus Logic CL-PD6710

The Cirrus Logic CL-PD6710 provides support for a single PCMCIA socket. Key features include full support for dual $\mathrm{V}_{\mathrm{CC}}$ voltages ( 3.3 V and 5.0 V ). The CL-PD6710 assumes $\mathrm{V}_{\mathrm{PP} 1}$ is tied to $\mathrm{V}_{\mathrm{PP} 2}$. The MIC2557, in a small 8-pin surface $+12 \mathrm{~V}$
mount package, provides $\mathrm{V}_{\mathrm{PP}}$ power control for this single socket. $V_{C C}$ switching is accomplished using the circuit of (either) Figure 1 or Figure 2. Note that no additional components are required, although filter capacitors are recommended for best performance.


Figure 3. Cirrus Logic CL-PD6710 Single card slot controller

## CL-PD6710 \& CL-PD6720 Control Logic

| $\mathbf{V}_{\text {CC5_EN }}$ | $\mathbf{V}_{\text {CC3_EN }}$ | $\mathbf{V}_{\text {PP_PGM }}$ <br> (EN1) | $\mathbf{V}_{\mathbf{P P}}$ <br> (ENO) | $\mathbf{V}_{\text {CC OUT }}$ | $\mathbf{V}_{\text {PP OUT }}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | High Z | Clamped to Ground |
| 0 | 0 | 0 | 1 | High Z | High Z |
| 0 | 0 | 1 | 0 | High Z | High Z |
| 0 | 0 | 1 | 1 | High Z | High Z |
| 0 | 1 | 0 | 0 | 5 | Clamped to Ground |
| 0 | 1 | 0 | 1 | 5 | 5 |
| 0 | 1 | 1 | 0 | 5 | 12 |
| 0 | 1 | 1 | 1 | 5 | High Z |
| 1 | 0 | 0 | 0 | 3.3 | Clamped to Ground |
| 1 | 0 | 0 | 1 | 3.3 | 3.3 |
| 1 | 0 | 1 | 0 | 3.3 | 12 |
| 1 | 0 | 1 | 1 | 3.3 | High Z |
| 1 | 1 | 0 | 0 | High Z | Clamped to Ground |
| 1 | 1 | 0 | 1 | High Z | High Z |
| 1 | 1 | 1 | 0 | High Z | High Z |
| 1 | 1 | 1 | 1 | High Z | High Z |



Figure 4. Cirrus Logic CL-PD6720 dual slot PCMCIA controller

## Cirrus Logic CL-PD6720

As shown in Figure 4, the Cirrus Logic CL-PD6720 provides support for two PCMCIA sockets. Key features include full support for dual $\mathrm{V}_{\mathrm{CC}}$ voltages. The CL-PD6720 assumes $\mathrm{V}_{\mathrm{PP} 1}$ is tied directly to $\mathrm{V}_{\mathrm{PP} 2}$. The MIC2558, in a small 14-pin surface mount package, provides all necessary $\mathrm{V}_{\mathrm{PP}}$ power control for both sockets. $\mathrm{V}_{\mathrm{CC}}$ switching is accomplished using the circuit of (either) Figure 1 or Figure 2. No additional components are necessary, but filter capacitors are recommended for best performance.
A complete dual slot PCMCIA power control subsystem using this controller appears as Figure 8.


Figure 5. Intel 82365SL "PC Card Interface Controller (PCIC)" implementation

## Intel 82365SL

The Intel 82365SL supports fully independent $\mathrm{V}_{\mathrm{PP} 1}$ and $\mathrm{V}_{\mathrm{PP} 2}$ for two PCMCIA slots. Two MIC2558 allow the necessary voltage combinations for all four $\mathrm{V}_{\mathrm{PP}}$ pins. No additional components are necessary, although filter capacitors are recommended for best performance. The Intel 82365SL does not support dual $\mathrm{V}_{\mathrm{CC}}$ selection, so no other power control is required. $\mathrm{V}_{\mathrm{CC}}$ ON/OFF is supported, and may be implemented by a simple $\mathrm{V}_{\mathrm{CC}}$ switch consisting of a MIC5014 and a single power MOSFET (per slot). Refer to Figure 6 for details on this ON/OFF $V_{C C}$ switch.


Figure 6. $\mathrm{V}_{\mathrm{cc}}$ ON/OFF Switch for use with the Intel 82365SL.


Figure 7. Databook TCIC-2/N family PCMCIA controller interfacing with the MIC2558.

| VPP SEL | V $_{\text {CC }}$ SEL | EN1 | EN0 | $\mathrm{V}_{\text {PP OUT }}$ |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 |
| 0 | 1 | 0 | 1 | $\mathrm{~V}_{\text {CC }}$ |
| 1 | 1 | 1 | 0 | $\mathrm{~V}_{\text {PP }}$ |
| 1 | 0 | x | x | 0 (illegal) |

Databook TCIC-2/N Control Logic

## Databook TCIC-2/N Family

The Databook TCIC-2/N family of PCMCIA controllers has $V_{P P}$ and $V_{C C}$ voltage enable signals a bit different than provided by the other controllers. A logic gate is necessary to complete the interface between the TCIC-2/N and the MIC2558. The TCIC-2/N has a pin, VCPOL, which controls
the polarity of the output enable signals. When VCPOL is tied to $\mathrm{V}_{\mathrm{DD}}$, the control signals are active high, and with VCPOL low, the control outputs are active low. The configuration shown uses the active high option.


Figure 8. Complete dual slot PCMCIA power control system using MIC2558 and Cirrus Logic CL-PD6720

Figure 7 shows a complete dual slot PCMCIA power control implementation for dual $\mathrm{V}_{\mathrm{CC}}$ systems. CL-PD6720 pin 1 (" +5 V ") is connected to 5 V if available, and to 3.3 V if the logic lines are powered from this voltage. This pin, and the MIC2558 $\mathrm{V}_{\mathrm{DD}}$ pin (pin 14) set up reference levels for the logic input pins (and output pins on the CL-PD6720).
As of the time of this writing, the PCMCIA field is quite dynamic. Please contact Micrel for the latest information on PCMCIA controller compatibility and new Micrel devices designed for this application.

## General Description

This application note describes the interface connections between Micrel PCMCIA Power Controllers and industry standard logic controllers from Cirrus Logic, Data Book, Intel, and Vadem. Combining one or two Micrel PC Card Power Controllers and one of these controllers produces a complete PCMCIA-compatible PC Card slot. In most cases, no other components are necessary.
This note concentrates on the power control subsystem only. For full details on designing-with and operating the PC Card logic controllers, please refer to the respective manufacturer's literature. For detailed specifications and additional information on the MIC2560, MIC2561, MIC2562, and MIC2563 please see their datasheets earlier in this section.

## Overview

The MIC2560 is a fully-protected PC Card Power Controller that meets all PCMCIA specifications. It provides full control of both $\mathrm{V}_{\mathrm{CC}}$ and $\mathrm{V}_{\mathrm{PP}}$ for one PC Card slot. It features industryleading ON resistances and is available in different control logic configurations for "glueless" compatibility with the major industry-standard PC Card logic controllers.
The MIC2561 is also a fully protected card slot controller, similar to the MIC2560, but has higher ON resistances, enabling its use in price-sensitive applications. It is available in the same MIC2560 pinout as well as in a smaller package that is less than half the size of the MIC2560.
The MIC2562 is a new design, providing full functionality from a 3.3 V supply. The new MIC2563 is a dual version of the MIC2562 in a SSOP package.


This note details the connections between the PCMCIA slot logic controller and Micrel PC Card Power Controllers.

## Cirrus Logic Controllers

PC Card logic controllers from Cirrus Logic are compatible with Micrel's " -1 " option of PC Card power controllers. Tables 1 , 2, and 3 show pin connections between three popular Cirrus Logic controllers and the MIC2560-1 and MIC2561-1.
Figure 1 is a schematic of a typical two slot PC Card implementation using the CL-PD6720 and the MIC2560-1.

| CL-PD6710 |  | MIC2560-1BWM <br> MIC2561-1BWM |  | MIC2561-1BM <br> MIC2562-1BM |
| :--- | :---: | :---: | :---: | :---: |
| Pin Name | Pin \# | Pin Name | Pin \# | Pin \# |
| VCC_5 | 6 | V CC5_EN | 5 | 1 |
| VCC_3 | 5 | V CC3_EN | 6 | 2 |
| VPP_VCC | 3 | V $_{\text {PP_VCC }}$ | 7 | 3 |
| VPP_PGM | 2 | V $_{\text {PP_PGM }}$ | 8 | 4 |

Table 1. CL-PD6710 single slot controller and MIC2560-1/MIC2561-1 pin equivalencies.

| CL-PD6720 |  |  | $\begin{aligned} & \text { MIC2560-1BWM } \\ & \text { MIC2561-1BWM } \end{aligned}$ |  | MIC2561-1BM MIC2562-1BM | MIC2563-1BSM |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Pin Name | Pin \# |  | Pin Name | Pin \# | Pin \# | Pin \# |  |
|  | Slot A | Slot B |  |  |  | Slot A | Slot B |
| VCC_5 | 5 | 207 | $\mathrm{V}_{\text {CC5_EN }}$ | 5 | 1 | 5 | 19 |
| VCC_3 | 4 | 206 | $\mathrm{V}_{\text {CC3_EN }}$ | 6 | 2 | 6 | 20 |
| VPP_VCC | 2 | 205 | VPP_VCC | 7 | 3 | 7 | 21 |
| VPP_PGM | 1 | 204 | $\mathrm{V}_{\text {PP_PGM }}$ | 8 | 4 | 8 | 22 |

Table 2. CL-PD6720 dual slot controller and MIC2560-1/MIC2561-1 pin equivalencies.

| CL-PD6729 |  |  | MIC2560-1BWM <br> MIC2561-1BWM |  | MIC2561-1BM MIC2562-1BM | MIC2563-1BSM |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Pin Name | Pin \# |  | Pin Name | Pin \# | Pin \# |  |  |
|  | Slot A | Slot B |  |  |  | Slot A | Slot B |
| VCC_5 | 130 | 138 | $\mathrm{V}_{\text {CC5_EN }}$ | 5 | 1 | 5 | 19 |
| VCC_3 | 129 | 136 | $\mathrm{V}_{\text {CC3_EN }}$ | 6 | 2 | 6 | 20 |
| VPP_VCC | 128 | 135 | $\mathrm{V}_{\text {PP_VCC }}$ | 7 | 3 | 7 | 21 |
| VPP_PGM | 127 | 134 | $\mathrm{V}_{\text {PP_PGM }}$ | 8 | 4 | 8 | 22 |

Table 3. CL-PD6729 dual slot controller and MIC2560-1/MIC2561-1 pin equivalencies.

## Cirrus Logic CL-PD6720 Application Circuit



Figure 1. A typical two slot PC Card (PCMCIA) implementation using the Cirrus Logic CL-PD6720 and two MIC2560-1. The lower cost MIC2561-1BWM may be directly substituted for the MIC2560-1 in this circuit. The MIC2561-1BM will also work: refer to Table 2 for pin connection changes.

## Data Book Controllers

Micrel's option "-2" PC Card power controllers are designed to interface with Data Book logic controllers. The Data Book devices have individually programmable power supply control pin polarity, which is determined at power-up. Resistors are used to force positive polarity for proper interfacing with the MIC2560-2. Refer to the control logic shown in Table 4 for details. When $\mathrm{V}_{\mathrm{CC}}$ is deselected (OFF), a MIC2560-2 internal clamp actively pulls-down the output, insuring zero volts on
the socket. This clamp has an ON resistance of approximately $1.2 \mathrm{k} \Omega$. The Databook DB86184 PCMCIA controller requires $100 \mathrm{k} \Omega$ pull-down resistors from VCCSELO, VCCSEL1, VPPSEL0, and VPPSEL1 to ground and $100 \mathrm{k} \Omega$ pull-up resistors from VCCSEL2 and VCCSEL3 to +3.3 V (or $+5 \mathrm{~V})$. MIC2560-2 pin 8 should be connected to ground.
While not required, a $0.1 \mu \mathrm{~F}$ capacitor from $\mathrm{V}_{\mathrm{CC} 3} \mathrm{IN}$ to ground provides decoupling for the current sense amplifier.

| Pin 5 <br> $\mathbf{V}_{\text {CCSEL1 }}$ | Pin 6 <br> V CCSEL2 | Pin 7 <br> V PPSEL | Pins 2 \& 14 <br> $\mathbf{V}_{\text {CC OUT }}$ | Pin 13 <br> $\mathbf{V}_{\text {PP OUT }}$ |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | Clamped to Ground | Clamped to Ground |
| 1 | 1 | 0 | 3.3 V | 3.3 V |
| 0 | 0 | 0 | 3.3 V | 12 V |
| 1 | 0 | 0 | 3.3 V | Clamped to Ground |
| 0 | 1 | 1 | Clamped to Ground | Clamped to Ground |
| 1 | 1 | 1 | 5 V | 5 V |
| 0 | 0 | 1 | 5 V | 12 V |
| 1 | 0 | 1 | 5 V | Clamped to Ground |

Table 4. MIC2560-2 Logic


Figure 2. The Data Book DB86184 and two MIC2560-2BWM in a typical two slot application.

## Intel Controllers

Intel PC Card logic controllers generally interface with the option " -0 ", MIC2560-0 and MIC2561-0. The older Intel 82365 supports two $\mathrm{V}_{\mathrm{PP}}$ pins per slot, but only one $\mathrm{V}_{\mathrm{CC}}$ level (5V). Use the MIC2558 PCMCIA Dual Card Slot $\mathrm{V}_{\mathrm{PP}}$ Switching Matrix to control the additional $V_{\text {PP }}$ for each socket. Since the MIC2558 has separate $V_{C C}$ inputs, full independence between $\mathrm{V}_{\mathrm{PP} 2}$ of slot A and $\mathrm{V}_{\mathrm{PP} 2}$ of slot B is maintained. Since
only 5 V is available for $\mathrm{V}_{\text {cc }}$ OUT, connect all MIC2560/ MIC2561 $\mathrm{V}_{\mathrm{CC}}$ inputs together. These inputs, including both $\mathrm{V}_{\mathrm{CC3} \text { IN }}$ pins, are rated to 6 V , so no damage will occur. Take advantage of the lower ON resistance of the $3.3 \mathrm{~V} \mathrm{~V}_{\mathrm{CC}}$ switch by using the $\mathrm{V}_{\text {CC3_EN }}$ control as the $\mathrm{V}_{\mathrm{CC}}$ enable. Figure 3 shows this configuration.


Figure 3. A two slot configuration using the Intel 82365 controller and the MIC2560-0. Note that this Intel controller does not support 3.3 V supplies: for best results, connect the +5 V supply to all $\mathrm{V}_{\mathrm{CC}}$ pins (both $\mathrm{V}_{\mathrm{CC} 3} \mathrm{IN}$ pins and the $\mathrm{V}_{\mathrm{CC} 5}$ IN pin.

## Interfacing with the Intel PPEC PCI to PCMCIA logic controller

The Intel PPEC (PCI to PCMCIA Enhanced IDE Controller) is a dual slot, dual $\mathrm{V}_{\mathrm{CC}}$ controller that does not provide latched data outputs for power control. Thus, an external latch is required. This latch is easily implemented using a 74273 or
equivalent Octal D Flip-Flop. One octal latch supplies two slots (two MIC2560-0 or MIC2561-0). Figure 4 and Table 5 illustrate this system.


Figure 4. A dual slot system using the Intel PPEC controller and the MIC2560-0/MIC2561-0.

Table 5. Power control signals for Figure 4.

| Intel PPEC Power Signal | Pin Name | Pin \# | $74273$ <br> Pin \# In | Pin \# Out | MIC2560-0 <br> Pin Name Pin \# |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A-EN0 | ACDATA0 | 170 | 3 | 2 | EN0 | 7 |
| A-EN1 | ACDATA1 | 172 | 4 | 5 | EN1 | 8 |
| A-VCC3V | ACDATA4 | 115 | 7 | 6 | $\mathrm{V}_{\text {CC3_EN }}$ | 6 |
| A-VCC5V | ACDATA5 | 117 | 8 | 9 | $\mathrm{V}_{\text {CC5_EN }}$ | 5 |
| B-EN0 | ACDATA2 | 174 | 13 | 12 | EN0 | 7 |
| B-EN1 | ACDATA3 | 113 | 14 | 15 | EN1 | 8 |
| B-VCC3V | ACDATA6 | 120 | 17 | 16 | $\mathrm{V}_{\text {CC3_EN }}$ | 6 |
| B-VCC5V | ACDATA7 | 122 | 18 | 19 | $\mathrm{V}_{\text {CC5_EN }}$ | 5 |

## Omega Micro Controllers

The MIC2560, MIC2561, MIC2562, and MIC2563 are compatible with Omega Micro logic controllers, including the 82C722GX ISA to PCMCIA (use the "-1" option, shown in Figure 5) and the 82 C 094 PCI to PCMCIA (use the " -0 " option, shown in Figure 6) controllers. Both controllers sup-
port dual $\mathrm{V}_{\mathrm{CC}}$ voltages to dual slots. The 82C094 offers a serial control output: the Omega Micro 82C28 converts this serial output into the latched parallel control required by Micrel MIC256x-0 Power Controllers.


Figure 5. The Omega Micro 82C722GX and two MIC256x-1 (or one MIC2563-1) adapt the ISA bus to two PCMCIA sockets.


Figure 6. The Omega Micro 82C094 and two MIC256x-0 (or one MIC2563-0) adapt the PCI bus to PCMCIA. An Omega Micro 82C28 converts serial output from the 82C094 to the parallel control needed by the MIC256x-0.

## Opti Controllers

The Opti 82C852 is logic compatible with Micrel " -1 " option logic power controllers. Figure 7 shows a typical single-slot PC Card implementation using the Opti 82C852 and the MIC2560-1 power controller. The MIC2561-1 and MIC25621 are also directly compatible with the 82C852.

Figure 8 shows the Opti 82C824 dual-slot logic controller interfacing with the MIC2563A-1. Two MIC2560-1, MIC25611, or two MIC2562A-1 power controllers are also compatible with the 82C824.


Figure 7. The Opti 82C852 is a single slot PC Card logic controller that directly interfaces with Micrel MIC2560-1, MIC2561-1, or MIC2562-1 power controllers.


Figure 8. The Opti 82C824 dual slot CardBus controller/docking station that works with the MIC2563 forming a two-IC solution for two PC Card slots.

## Vadem Controllers

The MIC2560-0, MIC2561-0, MIC2562-0, and MIC2563-0 are compatible with Vadem logic controllers, including the VG-365, VG-465, VG-468, and VG-469. The VG-365, VG465 , and VG-468 are straight forward implementations; the

VG-469 with its flexible voltage control scheme requires a strapping option for voltage control. Refer to Vadem's design literature for full details. Table 6 shows the VG-469 $\mathrm{V}_{\mathrm{CC}}$ strapping options for positive pin polarity.


Figure 7. A dual slot PC Card system using the Vadem VG-365 and the MIC256x-0. One MIC2563-0 may replace the two MIC2560-0 shown in this schematic.

| D1 <br> Reg 2F/6F | D0 <br> Reg 2F/6F | V $_{\text {CC_EN1 }}$ | V $_{\text {CC_EN0 }}$ | V $_{\text {CC }}$ OUT |
| :---: | :---: | :---: | :---: | :---: |
| 1 | 0 | 0 | 0 | $\mathrm{Hi}-2$ |
| 1 | 1 | 0 | 1 | 3.3 V |
| 0 | 0 | 1 | 0 | 5 V |
| 0 | 1 | 1 | 1 | 3.3 V |

Table 6. Vadem VG-469 flexible voltage control strapping scheme for the MIC2560-0, MIC2561-0, MIC2562-0, or the MIC2563-0.

## Serial-Interface Logic Controllers

With the advent of the CardBus option, logic controllers need more and more pins to handle the extra functions. Some of the eight pins previously reserved for power control are now employed for these new functions. Converting from a parallel control bus to a serial bus is one answer: this change frees up
to six pins. However; the control logic inside the power controller must be significantly more complex to handle serial data protocols.
Existing parallel bus power controllers may be adapted for serial control operation. A typical circuit consists of two main blocks: a serial to-parallel converter and an eight-bit latch.


Figure 6. Interfacing the MIC2563A with a serial-output data controller. Pinouts shown are for the MIC2563A-1 and a three-wire serial controller.

## Serial Control

Figure 6 shows conversion from a three-wire serial interface, such as used by the Cirrus Logic CL-PD6730, to the standard eight-line parallel interface used by the MIC2563A-1. It is compatible with any of Micrel's "-1" controllers. This interface requires three common, low cost 7400-series logic ICs:

- $74 \times 574$ Octal D Flip-Flop
- 74x175 Quad Flip-Flop with Latches (two needed)
Either 3.3V or 5 V logic devices may be used, depending upon the control voltage employed by the slot logic controller. Pin numbers in parenthesis refer to the MIC2563A-1BSM. Gerber ${ }^{\text {TM }}$ files for this P.C. board layout are available to Micrel customers. Please contact Micrel directly.
Another serial-to-parallel solution for this application is the 74HC594, 8-bit shift register with output registers. This device contains the eight $D$ flip-flops plus has latched outputs suitable for this purpose.

```
Component Key
    U1
```

$\qquad$

``` MIC2563
U2, U3 74×175
U4
``` \(\qquad\)
``` \(74 \times 574\)
```



Serial Control Adapter P.C. Board Layout


95090201. PCB

Top Layer

95090201. PCB

Bottom Layer

# Application Hint 15 

## A High Current $\mathrm{V}_{\mathrm{CC}}$ Switching Matrix

## by Brenda Kovacevic

## Introduction

Some applications require a multiplexer that can deliver two or more supply voltages at 1 A or greater. An example is the $\mathrm{V}_{\mathrm{CC}}$ multiplexer for the PCMCIA interface. A low cost multiplexer for high current loads can be made using the Micrel MIC5014 and a few discrete power MOSFETs. A simple 3.3 V and 5 V switch is shown in Figure 1. Since low cost discrete MOSFETs are available with ON resistances of a few milliohms, these multiplexers can manage currents exceeding several tens of amperes.

## The MIC5014

Making this solution possible is the MIC5014 MOSFET driver. This driver is designed to provide gate enhancement above the positive rail for an N-channel FET. N-channel FETs have the advantages of lower cost and lower $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ than similar P-channel FETs. The MIC5014 consumes a maximum of $1 \mu \mathrm{~A}$ in the OFF state and typically $100 \mu \mathrm{~A}$ in the ON state while powered from a 5V supply. The MIC5014 does not require its supply to be the input logic supply since the control input threshold is approximately 1.2 V and is independent of supply voltage. Likewise, the MIC5014 does not require its supply to be the MOSFET drain supply voltage because the voltage supplied to the gate is regulated and will not exceed 16 V above the source voltage and is also independent of the supply voltage. The MIC5014 is available in an 8 -pin SOIC package which helps minimizes the size of the complete switch matrix.

## The Switch Matrices

Figure 1 shows the basic switching matrix configurations. Q1 through Q3 can be any low impedance N -channel power FETs. Table 1 shows the expected $\mathrm{V}_{\text {OUT }}$ for several FETs with different $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ values.


Figure 1. Switch Matrix for $0 \mathrm{~V}, 3.3 \mathrm{~V}$, and 5 V

Each FET has its body internally connected to its source, resulting in an intrinsic diode between the body and the drain known as a "body diode." Figure 1 shows that the body diode does not present a problem for the Q1 switch, because it is always reverse biased. If Q3 were not in the circuit and the source of Q2 connected directly to the output, then Q2's body diode would be reverse biased when both Q1 and Q2 are OFF and the output voltage is zero. However, Q2's body diode would be forward biased when Q1 is ON and the 5 V supply would be shorted to the 3.3 V supply through Q1 and the forward biased body diode of Q2. Similarly, if Q2 were not in the circuit and the source of Q3 connected to 3.3V, then Q3's body diode would be reverse biased when Q1 is ON but forward biased when both Q1 and Q3 are OFF and the load would be held one diode drop below 3.3 V . With two MOSFETs connected back to back, both body diodes will be reverse biased when all switches are OFF as long as the output voltage remains positive with respect to ground. Although Q3 conducts current in the reverse direction when it is ON , the body diode will not conduct because it is shorted by Q3's ON resistance.

| FET Part <br> Number | $\mathbf{R}_{\text {DS(ON }}$ | $\mathrm{V}_{\text {OUT }}$ at 1 A |  |
| :--- | :---: | :---: | :---: |
|  |  | 5.0 V Input | 3.3 V Input |
| IRFZ20 | $100 \mathrm{~m} \Omega$ | 4.9 V | 3.1 V |
| IRFZ30 | $50 \mathrm{~m} \Omega$ | 4.95 V | 3.20 V |
| SMP06N06-14 | $14 \mathrm{~m} \Omega$ | 4.99 V | 3.27 V |

Table 1. Power FETs and Expected Output Voltages at 1A

## Low Current PCMCIA VP Switching Matrices

If $\mathrm{V}_{\text {PP }}$ programming currents are switched, the new MIC2557/ 2558 devices provide all level shifting, timing, and high current switches for this function in one package. The MIC2557 serves as a single channel and is available in an 8 -pin SOIC package (see Figure 2). The MIC2558 is a dual channel device, and is available in a 14-pin SOIC package (see Figure 3). See the MIC2557 or MIC2558 data sheets for full details.


Figure 2. Typical MIC2557 Application


Figure 3. Full PCMCIA $\mathrm{V}_{\mathrm{PP}}$ and $\mathrm{V}_{\mathrm{CC}}$ Circuit using MIC5014 (or MIC5016) and MIC2558

## Section 3: Low-Dropout Linear Voltage Regulators

Low-Dropout Regulator Selection Guide ..... 3-2
MIC2920A/29201/29202/29204 400mA Low-Dropout Voltage Regulator ..... 3-9
MIC2937A/29371/29372 750mA Low-Dropout Voltage Regulator ..... 3-18
MIC2940A/2941A 1.25A Low-Dropout Voltage Regulator ..... 3-27
LP2950/2951 100mA Low-Dropout Voltage Regulator ..... 3-35
MIC2950/2951 150mA Low-Dropout Voltage Regulator ..... 3-49
MIC2954 250mA Low-Dropout Voltage Regulator ..... 3-63
MIC29150/29300/29500/29750 High-Current Low-Dropout Voltage Regulator ..... 3-73
MIC29310/29312 3A Fast-Response LDO Regulator ..... 3-88
MIC29510/29512 5A Fast-Response LDO Regulator ..... 3-96
MIC29710/29712 7.5A Fast-Response LDO Regulator ..... 3-104
MIC5156/5157/5158 Super LDOT Regulator Controller ..... 3-112
MIC5200 100mA Low-Dropout Voltage Regulator ..... 3-123
MIC5201 200mA Low-Dropout Voltage Regulator ..... 3-129
MIC5202 Dual 100mA Low-Dropout Voltage Regulator ..... 3-135
MIC5203 80mA Low-Dropout Voltage Regulator ..... 3-141
MIC5205 150mA Low-Noise LDO Voltage Regulator ..... 3-147
MIC5206 150mA Low-Noise LDO Voltage Regulator ..... 3-154
MIC5207 180mA Low-Noise LDO Voltage Regulator ..... 3-161
MIC5208 Dual 50mA LDO Voltage Regulator ..... 3-168
MIC5230 10mA Microcurrent Voltage Regulator ..... 3-174
Application Note 9: Design Considerations for 5V to 3.3V Pass Regulators ..... 3-179
Application Note 16: Improving Adjustable Regulator Accuracy ..... 3-183
Application Hint 7: Using Low-Current LDO Regulators ..... 3-187
Application Hint 17: Designing P.C. Board Heat Sinks ..... 3-189
Application Hint 18: Powering the IntelDX4 ${ }^{\text {TM }}$ Processor ..... 3-191
Application Hint 19: Powering IBM Blue Lightning ${ }^{\text {TM }}$ Microprocessors ..... 3-193
Application Hint 20: Introduction to the Super LDOTM Regulator ..... 3-195
Application Hint 21: Sense Resistors for the Super LDO' ${ }^{\text {TM }}$ Regulator ..... 3-197
Application Hint 23: Powering AMDTM Microprocessors ..... 3-198
Application Hint 25: Minimum Size Copper Sense Resistors ..... 3-200
Application Hint 27: Slowing Voltage Regulator Turn-On ..... 3-202
Application Hint 28: 0 V to 25 V Adjustable Regulator ..... 3-205
Application Hint 29: Protecting Super LDO™ Regulator MOSFETs ..... 3-206

| Device | $\mathrm{V}_{\text {OUT }}$ |  |  |  |  |  | Accuracy | $\begin{aligned} & \mathrm{I}_{\text {OUT }} \\ & (\mathrm{mA}) \end{aligned}$ | Dropout Voltage @ I (Max. @ $25^{\circ} \mathrm{C}$ ) | Features |  |  |  |  |  | Package |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 3.0 | 3.3 | see note | 5.0 | 12 | Adjust. |  |  |  | $\mathrm{L}_{\text {ıм }}$ | Therm Protect | $\begin{array}{\|c\|c\|} \hline \text { Error } \\ \text { Flag } \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { Logic } \\ \text { Control } \end{array}$ | $\begin{array}{\|l\|} \hline \text { Reverse } \\ \text { Supply } \end{array}$ | $\begin{array}{\|c\|} \hline \text { Load } \\ \text { Dump } \\ \hline \end{array}$ |  |
| MIC5230 |  |  |  | - |  |  | 3\% | 10 | 132 mV typ. |  |  |  |  |  |  | SOT-23-5 |
| MIC5208 | - | - | - | - |  |  | 3\% | $50 \times 2$ | 500 mV | - | - |  | - | - |  | MM8 ${ }^{\text {TM }}$ |
| MIC5203 | - | - | - | - |  |  | 3\% | 80 | 450 mV | - | - |  | - | - |  | SOT-143 |
| MIC5200 | - | - | - | - |  |  | 1\% | 100 | 450 mV | - | - |  | - | - |  | SO-8, SOT-223 |
| MIC5202 | - | - | - | - |  |  | 1\% | 100×2 | 450 mV | - | - |  | - | - |  | SO-8 |
|  |  |  | $\triangle$ | - |  | 1.2 to 29 | $\begin{gathered} \hline 0.5 \% \\ 1 \% \\ 0.5 \% \\ 1 \% \end{gathered}$ | 100 | $\begin{gathered} \hline 450 \mathrm{mV} \\ @ 100 \mathrm{~mA} \end{gathered}$ |  |  | - | - |  |  | TO-92 P DIP, SO-8 |
| MIC2950 MIC2951 |  | - | - | - |  | 1.2 to 29 | $\begin{gathered} \hline 0.5 \% \\ 1 \% \\ 0.5 \% \\ 1 \% \end{gathered}$ | 150 | $\begin{gathered} \hline 300 \mathrm{mV} \\ @ 100 \mathrm{~mA} \end{gathered}$ |  | - | - | - | - |  | TO-92 P DIP, SO-8 |
| MIC5205 | - | - | $\square$ | - |  | 1.2 to 16 | 1\% | 150 | 275mV | - | - |  | - | - |  | SOT-23-5 |
| MIC5206 | - | - | $\square$ | - |  | 1.2 to 16 | 1\% | 150 | 275 mV | - | - | - | - | - |  | SOT-23-5, MM8'M |
| MIC5207 | - | - | $\square$ | - |  | 1.2 to 16 | 3\% | 180 | 300 mV | - | - |  | - | - |  | SOT-23-5 |
| MIC5201 | - | - |  | - |  | 1.2 to 16 | 1\% | 200 | 450 mV | - | - |  | - | - |  | SO-8, SOT-223, MM8 ${ }^{\text {TM }}$ |
| MIC2954 |  |  |  | - |  | 1.2 to 29 | $\begin{gathered} \hline 0.5 \% \\ 1 \% \\ \hline \end{gathered}$ | 250 | 500 mV $@ 250 \mathrm{~mA}$ | - | - | - | - | - | - | $\begin{aligned} & \text { TO-92, TO-220 } \\ & \text { SOT-223, SO-8 } \end{aligned}$ |
| MIC2920A <br> MIC29201 <br> MIC29202 <br> MIC29204 |  |  | $\Delta$ |  |  | $\begin{aligned} & 1.2 \text { to } 26 \\ & 1.2 \text { to } 26 \end{aligned}$ | 1\% | 400 | 450 mV $@ 250 \mathrm{~mA}$ 370 mV typ. | $\stackrel{-}{\cdot}$ | $\stackrel{-}{\cdot}$ | - | $\stackrel{\square}{\bullet}$ | $\stackrel{-}{-}$ | $\stackrel{-}{-}$ | TO-220, SOT-223 TO-220-5, TO-263-5 TO-220-5, TO-263-5 P DIP, SO-8 |
| MIC2937A <br> MIC29371 <br> MIC29372 |  |  |  |  | - | 1.2 to 26 | 1\% | 750 | 450 mV $@ 500 \mathrm{~mA}$ 325 mV typ | - | - | - | - | - | - | TO-220, TO-263 TO-220-5, TO-263-5 TO-220-5, TO-263-5 |




## MIC5208

- Guaranteed dual 50 mA output
- 3.0V, 3.3V, 3.6V, 4.0V, and 5.0V fixed
- 250 mV typical dropout at 50 mA

MIC5208
OUTPUT A OUTPUT
GROUND
OUTPUT B
GROUND

- Super Beta PNP ${ }^{\text {TM }}$ minimizes ground current
- Available in the MM8 ${ }^{\text {TM }}$ MSOP package


## MIC5203



- Guaranteed 80 mA output
- $3.0 \mathrm{~V}, 3.3 \mathrm{~V}, 3.6 \mathrm{~V}, 3.8 \mathrm{~V}, 4.0 \mathrm{~V}, 4.75 \mathrm{~V}$, and 5.0 V fixed

MIC5203


- 300 mV typical dropout at 50 mA
- Super Beta PNPTM minimizes ground current
- Available in SOT-143 package


## MIC 5200/5202



- Guaranteed single/dual 100 mA output
- 3.0V, 3.3V, and 5.0V fixed
- 230 mV typical dropout at 100 mA
- Super Beta PNPTM minimizes ground current
- MIC5200 Single is available in SO-8 and SOT-223 packages
- MIC5202 dual is available in SO-8

MIC5202


MIC5200

SOT-223


InPUT A
ENABLE A NAB LE A INPUT B ABLE $B$


## Micrel Super ßeta PNPTM LDO Regulator Family

## MIC5205



- Guaranteed 150 mA output
- 3.0V, 3.3V, 3.6V, 3.8V, 4.0V, 5.0V or adj.
- 165 mV typical dropout at 150 mA
- Ultralow noise
- Super Beta PNPTM minimizes ground current

- Available in SOT-23-5 package


## MIC5206



- Guaranteed 150 mA output
- 3.0V, 3.3V, 3.6V, 3.8V, 4.0V, 5.0V or adj.
- 165 mV typical dropout at 150 mA

MIC5206

- Low noise/ultralow noise
- Fault flag output
- Super Beta PNPTM minimizes ground current
- Available in SOT-23-5 and SO-8 packages


## MIC5207



- Guaranteed 180 mA output
- $3.0 \mathrm{~V}, 3.3 \mathrm{~V}, 3.6 \mathrm{~V}, 3.8 \mathrm{~V}, 4.0 \mathrm{~V}, 5.0 \mathrm{~V}$ or adj.

SOT-23-5

- 165 mV typical dropout at 150 mA
- Ultralow noise
- Super Beta PNPTM minimizes ground current
- Available in SOT-23-5 package
NPUT ${ }^{\text {n }}$ OUTPU
GROUND 므﹎﹎ㅇ BYPASS
$\begin{aligned} & \text { INPUT } \\ & \text { GROUND } \\ & \text { In OUTPUT } \\ & 0\end{aligned}$
ENABLE a ADJUST

MIC5207

## MIC5201



- Guaranteed 200 mA output

SOT-223

output

- 3.0 V 3.3V 4.5 V 5.0V
- 270 mV typical dropout at 200 mA
- Super Beta PNPTM minimizes ground current
- Available in SO-8 and SOT-223 packages

MIC5201


# Micrel Super ßeta PNP™ LDO Regulator Family 

## MIC2954



- Guaranteed 250 mA output
- 5.0V fixed or adjustable
- $<450 \mathrm{mV}$ dropout at 250 mA
- Super ßeta PNP ${ }^{\text {тм }}$ minimizes ground current
- Available in SO-8, SOT-223, TO-220, and TO-92 packages

MIC2954


## MIC2920A



- Guaranteed 400 mA output
- $3.3 \mathrm{~V}, 5 \mathrm{~V}, 12 \mathrm{~V}$ fixed or adjustable
- 450 mV typical dropout at 400 mA
- Super Beta PNPTM minimizes ground current
- Available in SO-8, DIP, TO-220, TO-263, and SOT-223 packages



## MIC2937A



- Guaranteed 750 mA output
- $3.3 \mathrm{~V}, 5 \mathrm{~V}$, 12 V fixed or adjustable
- 370 mV typical dropout at 750 mA
- Super Beta PNPTM minimizes ground current
- Available in TO-220 and TO-263 packages



## MIC2940A



- Guaranteed 1250 mA output
- $3.3 \mathrm{~V}, 5 \mathrm{~V}, 12 \mathrm{~V}$ fixed or adjustable
- 300 mV typical dropout at 1.25 A
- Super Beta PNPTM minimizes ground current
- Available in TO-220 and TO-263 packages


# Micrel Super ßeta PNPTM LDO Regulator Family 

## MIC29150



- Guaranteed 1.5 A output
- $3.3 \mathrm{~V}, 5 \mathrm{~V}, 12 \mathrm{~V}$ fixed or adjustable
- $<450 \mathrm{mV}$ dropout at 1.5 A
- Zero power shutdown mode
- Super Beta PNPTM minimizes ground current
- Available in TO-220 and TO-263 packages


## MIC29300



- Guaranteed 3A output
- 3.3V, 5V,12V fixed or adjustable
- Input range to 26 V
- 370 mV typical dropout at 3 A
- Zero power shutdown mode
- Super ßeta PNPTM minimizes ground current
- Available in TO-220 and TO-263 packages



## MIC29310



- Guaranteed 3A output
- 3.3V, 5V fixed or adjustable
- 600 mV typical dropout at 3 A
- Zero power shutdown mode
- Input range to 16 V
- Available in TO-220-3 and -5 packages

MIC29312


## MIC29500



- Guaranteed 5A output
- 3.3V, 5V fixed or adjustable
- Input range to 26 V
- 370mV typical dropout at 5A
- Zero power shutdown mode
- Super ßeta PNPTM minimizes ground current
- Available in TO-220 and TO-263 packages



## MIC29510



- Guaranteed 5A output
- 3.3V, 5V fixed or adjustable
- 700 mV typical dropout at 5 A
- Zero power shutdown mode
- Input range to 16 V
- Available in TO-220-3 and -5 packages


## MIC29710



- Guaranteed 7.5A output
- 3.3 V and 5 V fixed or adjustable

MIC29710


- 700 mV typical dropout at 7.5 A
- Zero power shutdown mode
- Input range to 16 V
- Available in TO-220-3 and -5 packages

MIC29712


## MIC29750



- Guaranteed 7.5A output
- 3.3V, 5V fixed or adjustable
- 425 mV typical dropout at 7.5 A
- Zero power shutdown mode
- Super ßeta PNPTM minimizes ground current
- Available in TO-247-3 and -5 packages

MIC29512


MIC29510


MIC29751


MIC29752


MIC29750


## MIC5156/5157/5158

## Super LDO ${ }^{\text {TM }}$ Regulator Controller

- 6 mA typical operating current
- <1 AA typical standby current
- 3.3V, 5 V fixed output (MIC5156)
- 3.3V, 5V, 12V fixed output (MIC5157)
- 1.3 V to 36 V adjustable output (MIC5156/8)
- $1 \%$ initial output voltage tolerance
- Enable/shutdown control
- Internal gate-to-source protective clamp
- DIP and SOIC packages




## General Description

The MIC2920A family are "bulletproof" efficient voltage regulators with very low drop out voltage (typically 40 mV at light loads and 370 mV at 250 mA ), and very low quiescent current ( $140 \mu \mathrm{~A}$ typical). Thequiescent current of the MIC2920A increases only slightly in dropout, thus prolonging battery life. Key MIC2920A features include protection against reversed battery, fold-back current limiting, and automotive "load dump" protection ( 60 V positive transient).
The MIC2920 is available in several configurations. The MIC2920A-xx devices are three pin fixed voltage regulators available in $3.3 \mathrm{~V}, 4.85 \mathrm{~V}, 5 \mathrm{~V}$, and 12 V outputs. The MIC29201 is a fixed regulator offering logic compatible ON/OFF switching input and an error flag output. This flag may also be used as a power-on reset signal. A logic-compatible shutdown input is provided on the adjustable MIC29202, which enables the regulator to be switched on and off. The eight-pin DIP and SOIC adjustable version, the MIC29204, includes both shutdown and error flag pins, and may be pin-strapped for 5 V output, or programmed from 1.24 V to 26 V with the use of two external resistors.

## Features

- High output voltage accuracy
- Guaranteed 400 mA output
- Low quiescent current
- Low dropout voltage
- Extremely tight load and line regulation
- Very low temperature coefficient
- Current and thermal limiting
- Input can withstand -20 V reverse battery and +60 V positive transients
- Error flag warns of output dropout
- Logic-controlled electronic shutdown
- Output programmable from 1.24 V to 26 V (MIC29202/ MIC29204)
- Available in TO-220, TO-220-5, DIP, CerDIP, and Surface Mount TO-263-5, SOT-223, and SO-8 packages.


## Applications

- Battery Powered Equipment
- Cellular Telephones
- Laptop, Notebook, and Palmtop Computers
- PCMCIA $\mathrm{V}_{\mathrm{cc}}$ and $\mathrm{V}_{\mathrm{PP}}$ Regulation/Switching
- Bar Code Scanners
- Automotive Electronics
- SMPS Post-Regulator/ DC to DC Modules
- Voltage Reference
- High Efficiency Linear Power Supplies


## Pin Configuration



SO/DIP Packages
(MIC29204BJ/M/N)

Five Lead Package Pin Functions: MIC29201 MIC29202

1) Error Adjust
2) Input Shutdown
3) Ground Ground
4) Output Input
5) Shutdown Output


The TAB is Ground on the SOT-223, TO-220, and TO-263 packages.

| Ordering Information |  |  |  |
| :--- | :---: | :---: | :---: |
| Part Number | Voltage | Temperature Range ${ }^{*}$ | Package |
| MIC2920A-3.3BS | 3.3 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | SOT-223 |
| MIC2920A-3.3BT | 3.3 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | TO-220 |
| MIC2920A-4.8BS | 4.85 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | SOT-223 |
| MIC2920A-4.8BT | 4.85 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | TO-220 |
| MIC2920A-5.0BS | 5.0 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | SOT-223 |
| MIC2920A-5.0BT | 5.0 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | TO-220 |
| MIC2920A-12BS | 12 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | SOT-223 |
| MIC2920A-12BT | 12 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | TO-220 |
| MIC29201-3.3BT | 3.3 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | TO-220-5 |
| MIC29201-3.3BU | 3.3 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | TO-263-5 |
| MIC29201-4.8BT | 4.85 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | TO-220-5 |
| MIC29201-4.8BU | 4.85 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | TO-263-5 |
| MIC29201-5.0BT | 5.0 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | TO-220-5 |
| MIC29201-5.0BU | 5.0 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | TO-263-5 |
| MIC29201-12BT | 12 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | TO-220-5 |
| MIC29201-12BU | 12 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | TO-263-5 |
| MIC29202BT | Adj | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | TO-220-5 |
| MIC29202BU | Adj | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | TO-263-5 |
| MIC29204BM | 5 and Adj | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | SO-8 |
| MIC29204BN | 5 and Adj | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $8-$-pin PDIP |

# Absolute Maximum Ratings <br> If Military/Aerospace specified devices are required, contact your local Micrel representative/distributor for availability and specifications. 

Power Dissipation (Note 1) $\qquad$ Internally Limited Lead Temperature (Soldering, 5 seconds) ........ $260^{\circ} \mathrm{C}$ Storage Temperature Range ............ $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ Operating Junction Temperature Range

Thermal Characteristics
SOT-223 $\theta_{\text {Jc }}$
$-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$

SOT-223 $\theta$
$15^{\circ} \mathrm{C} / \mathrm{W}$
TO-263 $\theta_{\text {Jc }}$ $3^{\circ} \mathrm{C} / \mathrm{W}$

8-Pin CerDIP $\theta$
8-Pin Plastic DIP $\theta_{\text {JA }} \ldots \ldots . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .105^{\circ} \mathrm{C} / \mathrm{W}$ 8-Pin SOIC $\theta_{\text {JA }} \ldots . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ~ S e e ~ N o t e ~$
Input Supply Voltage ......................... 20 V to +60 V Operating Input Supply Voltage ................... $2 \mathrm{~V}^{\dagger}$ to 26 V Adjust Input Voltage (Notes 9 and 10)
-1.5 V to +26 V
Shutdown Input Voltage
-0.3 V to +30 V
Error Comparator Output Voltage
-0.3 V to +30 V
${ }^{\dagger}$ Across the full operating temperature, the minimum input voltage range for full output current is 4.3 V to 26 V . Output will remain in-regulation at lower output voltages and low current loads down to an input of 2 V at $25^{\circ} \mathrm{C}$.

* Junction temperatures


## Electrical Characteristics

Limits in standard typeface are for $\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$ and limits in boldface apply over the full operating temperature range. Unless otherwise specified, $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {OUT }}+1 \mathrm{~V}, \mathrm{I}_{\mathrm{L}}=1 \mathrm{~mA}, \mathrm{C}_{\mathrm{L}}=10 \mu \mathrm{~F}$. Adjustable version are set for an output of 5 V . The MIC29202 $\mathrm{V}_{\text {SHutdown }}$ $\leq 0.7 \mathrm{~V}$. The eight pin MIC29204 is configured with the Adjust pin tied to the 5 V Tap, the Output is tied to Output Sense ( $\mathrm{V}_{\text {out }}$ $=5 \mathrm{~V}$ ), and $\mathrm{V}_{\text {SHUTDOWN }} \leq 0.7 \mathrm{~V}$.

| Symbol | Parameter | Conditions | Min | Typical | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {。 }}$ | Output Voltage Accuracy | Variation from factory trimmed $\mathrm{V}_{\text {Out }}$ |  |  |  | \% |
|  |  | $1 \mathrm{~mA} \leq \mathrm{I} \leq 400 \mathrm{~mA}$, across temp. range | -2.5 |  | 2.5 |  |
|  |  | MIC2920A-12 and 29201-12 only | -1.5 |  | 1.5 |  |
|  |  |  | -3 |  | 3 |  |
|  |  | $1 \mathrm{~mA} \leq \mathrm{I}_{\mathrm{L}} \leq 400 \mathrm{~mA}$, across temp. range | -4 |  | 4 |  |
| $\Delta \mathrm{V}_{\text {o }}$ | Output Voltage Temperature Coef. | (Note 2) |  | 20 | 100 | ppm $/{ }^{\circ} \mathrm{C}$ |
| $\Delta \mathrm{T}$ |  | $\mathrm{V}_{\text {OUT }}>10 \mathrm{~V}$ only |  | 80 | 350 |  |
| $\frac{\Delta \mathrm{V}_{\mathrm{o}}}{\mathrm{~V}_{\mathrm{o}}}$ | Line Regulation | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {OUT }}+1 \mathrm{~V}$ to 26 V |  | 0.03 | $\begin{aligned} & 0.10 \\ & 0.40 \end{aligned}$ | \% |
| $\frac{\Delta \mathrm{V}_{\mathrm{o}}}{\mathrm{~V}_{\mathrm{o}}}$ | Load Regulation | $\mathrm{I}_{\mathrm{L}}=1$ to 250 mA (Note 3) |  | 0.04 | $\begin{aligned} & 0.16 \\ & 0.30 \end{aligned}$ | \% |
| $\mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {o }}$ | Dropout Voltage (Note 4) | $\begin{array}{ll} I_{L}=1 \mathrm{~mA} & \\ I_{L}=100 \mathrm{~mA} & \\ L_{L}=250 \mathrm{~mA} & V_{\text {OUT }}>10 \mathrm{~V} \text { only } \\ I_{L}=400 \mathrm{~mA} & V_{\text {OUT }}>10 \mathrm{~V} \text { only } \end{array}$ |  | $\begin{aligned} & 100 \\ & 250 \\ & 350 \\ & 370 \\ & 500 \\ & 450 \end{aligned}$ | 150 <br> 180 <br> 600 <br> 750 | mV |
| $\mathrm{I}_{\text {GND }}$ | Ground Pin Current (Note 5) | $\begin{aligned} & \mathrm{I}_{\mathrm{L}}=1 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{L}}=100 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{L}}=250 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{L}}=400 \mathrm{~mA} \end{aligned}$ |  | 140 <br> 1.3 <br> 5 <br> 13 | $\begin{gathered} 200 \\ 300 \\ 2 \\ 2.5 \\ 9 \\ 12 \\ 15 \end{gathered}$ | $\mu \mathrm{A}$ <br> mA |
| $\mathrm{I}_{\text {GNDD }}$ | Ground Pin <br> Current at Dropout <br> (Note 5) | $\begin{aligned} & \mathrm{V}_{\text {IN }}=0.5 \mathrm{~V} \text { less than designed } \mathrm{V}_{\text {out }} \\ & \left(\mathrm{V}_{\text {OUT }} \geq 3.3 \mathrm{~V}\right) \\ & \mathrm{I}_{\mathrm{O}}=1 \mathrm{~mA} \end{aligned}$ |  | 180 | 400 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {LIMIT }}$ | Current Limit | $\begin{aligned} & V_{\text {OUT }}=0 \mathrm{~V} \\ & \text { (Note 6) } \end{aligned}$ |  | 425 | $\begin{aligned} & 1000 \\ & 1200 \end{aligned}$ | mA |
| $\frac{\Delta \mathrm{V}_{\mathrm{o}}}{\Delta \mathrm{P}_{\mathrm{D}}}$ | Thermal Regulation | (Note 7) |  | 0.05 | 0.2 | \%/W |
| $\mathrm{e}_{\mathrm{n}}$ | Output Noise <br> Voltage <br> ( 10 Hz to 100 kHz ) $\mathrm{I}_{\mathrm{L}}=100 \mathrm{~mA}$ | $\begin{aligned} & C_{L}=10 \mu \mathrm{~F} \\ & C_{\mathrm{L}}=100 \mu \mathrm{~F} \end{aligned}$ |  | $\begin{aligned} & 400 \\ & 260 \end{aligned}$ |  | $\mu \mathrm{V}$ RMS |

## Electrical Characteristics (Continued)

MIC29202, MIC29204

| Parameter | Conditions |  | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Reference Voltage | MIC29202 | 1.223 | $\begin{aligned} & 1.235 \\ & 1.210 \end{aligned}$ | 1.247 | $\begin{gathered} \vee \\ 1.260 \end{gathered}$ |  |
| Reference Voltage | MIC29202 (Note 8) |  | 1.204 |  | 1.266 | V |
| Reference Voltage | MIC29204 |  | $\begin{aligned} & 1.210 \\ & 1.200 \end{aligned}$ | 1.235 | $\begin{aligned} & 1.260 \\ & 1.270 \end{aligned}$ | V |
| Reference Voltage | MIC29204 (Note 8) |  | 1.185 |  | 1.285 | V |
| Adjust Pin Bias Current |  |  |  | 20 | $\begin{aligned} & 40 \\ & 60 \end{aligned}$ | nA |
| Reference Voltage Temperature Coefficient | (Note 7) |  |  | 20 |  | ppm $/{ }^{\circ} \mathrm{C}$ |
| Adjust Pin Bias Current Temperature Coefficient |  |  |  | 0.1 |  | $n \mathrm{~A} /{ }^{\circ} \mathrm{C}$ |

$\left.\begin{array}{l|l|l|l|c|c}\hline \text { Error Comparator } & \text { MIC29201, MIC29204 } & & \\ \hline \begin{array}{l}\text { Output Leakage } \\ \text { Current }\end{array} & \mathrm{V}_{\mathrm{OH}}=26 \mathrm{~V} & & 0.01 & 1.00 & \mu \mathrm{~A} \\ \hline \begin{array}{l}\text { Output Low } \\ \text { Voltage }\end{array} & \mathrm{V}_{\text {IN }}=4.5 \mathrm{~V} \\ \mathrm{IOL}_{\mathrm{O}}=250 \mu \mathrm{~A}\end{array}\right)$

| Shutdown Input | MIC29201, MIC29202, MIC29204 |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Input Logic Voltage | Low (ON) <br> High (OFF) | 2.0 | 1.3 | 0.7 | V |
| Shutdown Pin Input Current | $\mathrm{V}_{\text {SHUTDOWN }}=2.4 \mathrm{~V}$ |  | 30 | $\begin{gathered} 50 \\ 100 \end{gathered}$ | $\mu \mathrm{A}$ |
|  | $\mathrm{V}_{\text {SHUTDOWN }}=26 \mathrm{~V}$ |  | 450 | $\begin{aligned} & 600 \\ & 750 \end{aligned}$ | $\mu \mathrm{A}$ |
| Regulator Output Current in Shutdown | (Note 10) |  | 3 | $\begin{aligned} & 10 \\ & 20 \end{aligned}$ | $\mu \mathrm{A}$ |

General Note: Devices are ESD protected; however, handling precautions are recommended.
Note 1: Absolute maximum ratings indicate limits beyond which damage to the component may occur. Electrical specifications do not apply when operating the device outside of its rated operating conditions. The maximum allowable power dissipation is a function of the maximum junction temperature, $\mathrm{T}_{\mathrm{J}(\mathrm{MAX})}$, the junction-to-ambient thermal resistance, $\theta_{\mathrm{JA}}$, and the ambient temperature, $\mathrm{T}_{\mathrm{A}}$. The maximum allowable power dissipation at any ambient temperature is calculated using: $P_{(\text {MAX })}=\left(T_{J(\operatorname{MAX})}-T_{A}\right) / \theta_{\text {JA. }}$ Exceeding the maximum allowable power dissipation will result in excessive die temperature, and the regulator will go into thermal shutdown. The junction to ambient thermal resistance of the MIC29204BM is $160^{\circ} \mathrm{C} / \mathrm{W}$ mounted on a PC board.
Note 2: Output voltage temperature coefficient is defined as the worst case voltage change divided by the total temperature range.
Note 3: Regulation is measured at constant junction temperature using low duty cycle pulse testing. Changes in output voltage due to heating effects are covered by the thermal regulation specification.
Note 4: Dropout Voltage is defined as the input to output differential at which the output voltage drops 100 mV below its nominal value measured at 1 V differential. At low values of programmed output voltage, the minimum input supply voltage of 4.3 V over temperature must be taken into account. The MIC2920A operates down to 2 V of input at reduced output current at $25^{\circ} \mathrm{C}$.
Note 5: Ground pin current is the regulator quiescent current. The total current drawn from the supply is the sum of the load current plus the ground pin current.
Note 6: The MIC2920A features fold-back current limiting. The short circuit $\left(\mathrm{V}_{\mathrm{OUT}}=0 \mathrm{~V}\right)$ current limit is less than the maximum current with normal output voltage.
Note 7: Thermal regulation is defined as the change in output voltage at a time $T$ after a change in power dissipation is applied, excluding load or line regulation effects. Specifications are for a 200 mA load pulse at $\mathrm{V}_{\mathbb{N}}=20 \mathrm{~V}$ (a 4 W pulse) for $T=10 \mathrm{~ms}$.
Note 8: $\quad \mathrm{V}_{\text {REF }} \leq \mathrm{V}_{\text {OUT }} \leq\left(\mathrm{V}_{\text {IN }}-1 \mathrm{~V}\right), 4.3 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 26 \mathrm{~V}, 1 \mathrm{~mA}<\mathrm{I}_{\mathrm{L}} \leq 400 \mathrm{~mA}, \mathrm{~T}_{\mathrm{J}} \leq \mathrm{T}_{\text {JMAX }}$.
Note 9: Comparator thresholds are expressed in terms of a voltage differential at the Adjust terminal below the nominal reference voltage measured at 6 V input. To express these thresholds in terms of output voltage change, multiply by the error amplifier gain $=\mathrm{V}_{\mathrm{OUT}} / \mathrm{V}_{\text {REF }}=$ (R1 + R2)/R2. For example, at a programmed output voltage of 5V, the Error output is guaranteed to go low when the output drops by 95 $\mathrm{mV} \times 5 \mathrm{~V} / 1.235 \mathrm{~V}=384 \mathrm{mV}$. Thresholds remain constant as a percent of Vout as Vout is varied, with the dropout warning occurring at typically $5 \%$ below nominal, $7.7 \%$ guaranteed.
Note 10: $\mathrm{V}_{\text {SHUtDOwn }} \geq 2 \mathrm{~V}, \mathrm{~V}_{\mathbb{I N}} \leq 26 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=0$, with Adjust pin tied to 5 V Tap or to the $\mathrm{R} 1, \mathrm{R} 2$ junction (see Figure 3 ) with $\mathrm{R} 1 \geq 150 \mathrm{k} \Omega$.
Note 11: When used in dual supply systems where the regulator load is returned to a negative supply, the output voltage must be diode clamped to ground.
Note 12: Maximum positive supply voltage of 60 V must be of limited duration ( $<100 \mathrm{~ms}$ ) and duty cycle ( $\leq 1 \%$ ). The maximum continuous supply voltage is 26 V .

## Schematic Diagram



## Typical Characteristics














MIC29201/2 Shutdown Current



MIC29202 Adjust Pin





Ripple Rejection


## Applications Information

## External Capacitors

A $10 \mu \mathrm{~F}$ (or greater) capacitor is required between the MIC2920A output and ground to prevent oscillations due to instability. Most types of tantalum or aluminum electrolytics will be adequate; film types will work, but are costly and therefore not recommended. Many aluminum electrolytics have electrolytes that freeze at about $-30^{\circ} \mathrm{C}$, so solid tantalums are recommended for operation below $-25^{\circ} \mathrm{C}$. The important parameters of the capacitor are an effective series resistance of about $5 \Omega$ or less and a resonant frequency above 500 kHz . The value of this capacitor may be increased without limit.

At lower values of output current, less output capacitance is required for output stability. The capacitor can be reduced to $2.2 \mu \mathrm{~F}$ for current below 10 mA or $1 \mu \mathrm{~F}$ for currents below 1 mA . Adjusting the MIC29202/29204 to voltages below 5V runs the error amplifier at lower gains so that more output capacitance is needed. For the worst-case situation of a 500 mA load at 1.23 V output (Output shorted to Adjust) a $47 \mu \mathrm{~F}$ (or greater) capacitor should be used.

The MIC2920A/29201 will remain in regulation with a minimum load of 1 mA . When setting the output voltage of the MIC29202/ 29204 versions with external resistors, the current through these resistors may be included as a portion of the minimum load.

A $0.1 \mu \mathrm{~F}$ capacitor should be placed from the MIC2920A input to ground if there is more than 10 inches of wire between the input and the AC filter capacitor or if a battery is used as the input.

## Error Detection Comparator Output (MIC29201/ MIC29204)

A logic low output will be produced by the comparator whenever the MIC29201/29204 output falls out of regulation by more than approximately $5 \%$. This figure is the comparator's builtin offset of about 75 mV divided by the 1.235 V reference voltage. (Refer to the block diagram on Page 1). This trip level remains " $5 \%$ below normal" regardless of the programmed output voltage of the MIC29201/29204. For example, the error flag trip level is typically 4.75 V for a 5 V output or 11.4 V for a 12 V output. The out of regulation condition may be due either to low input voltage, extremely high input voltage, current limiting, or thermal limiting.

Figure 1 is a timing diagram depicting the ERROR signal and the regulated output voltage as the MIC29201/29204 input is ramped up and down. The ERROR signal becomes valid (low) at about 1.3 V input. It goes high at about 5 V input (the input voltage at which $\mathrm{V}_{\text {OUT }}=4.75$ ). Since the MIC29201/29204's dropout voltage is load-dependent (see curve in Typical Performance Characteristics), the input voltage trip point
(about 5 V ) will vary with the load current. The output voltage trip point (approximately 4.75 V ) does not vary with load.
The error comparator has an NPN open-collector output which requires an external pull-up resistor. Depending on system requirements, this resistor may be returned to the 5 V output or some other supply voltage. In determining a value for this resistor, note that while the output is rated to sink $250 \mu \mathrm{~A}$, this sink current adds to battery drain in a low battery condition. Suggested values range from 100 k to $1 \mathrm{M} \Omega$. The resistor is not required if this output is unused.

## Programming the Output Voltage (MIC29202/29204)

The MIC239202/29204 may be programmed for any output voltage between its 1.235 V reference and its 26 V maximum rating, using an external pair of resistors, as shown in Figure 3.

The complete equation for the output voltage is

$$
V_{\text {OUT }}=V_{\text {REF }} \times\left\{1+R_{1} / R_{2}\right\}-\left|I_{\text {FB }}\right| R_{1}
$$

where $V_{\text {REF }}$ is the nominal 1.235 reference voltage and $I_{F B}$ is the Adjust pin bias current, nominally 20nA. The minimum recommended load current of $1 \mu \mathrm{~A}$ forces an upper limit of $1.2 \mathrm{M} \Omega$ on the value of $R_{2}$, if the regulator must work with no load (a condition often found in CMOS in standby), $\mathrm{I}_{\mathrm{FB}}$ will produce a $-2 \%$ typical error in $\mathrm{V}_{\text {Out }}$ which may be eliminated at room temperature by trimming $\mathrm{R}_{1}$. For better accuracy, choosing $R_{2}=100 \mathrm{k}$ reduces this error to $0.17 \%$ while increasing the resistor program current to $12 \mu \mathrm{~A}$. Since the MIC29202/29204 typically draws $110 \mu \mathrm{~A}$ at no load with SHUTDOWN open-circuited, this is a negligible addition. The MIC29204 may be pin-strapped for 5V using the internal voltage divider by tying Pin 1 (output) to Pin 2 (sense) and Pin 7 (Adjust) to Pin 6 (V Tap).

## Reducing Output Noise

In reference applications it may be advantageous to reduce the AC noise present at the output. One method is to reduce the regulator bandwidth by increasing the size of the output


* SEE APPLICATIONS INFORMATION

Figure 1. ERROR Output Timing
capacitor. This is relatively inefficient, as increasing the capacitor from $1 \mu \mathrm{~F}$ to $220 \mu \mathrm{~F}$ only decreases the noise from $430 \mu \mathrm{~V}$ to $160 \mu \mathrm{~V}_{\text {RMS }}$ for a 100 kHz bandwidth at 5 V output. Noise can be reduced fourfold by a bypass capacitor across $R_{1}$, since it reduces the high frequency gain from 4 to unity. Pick

$$
\mathrm{C}_{\text {BYPASS }} \cong \frac{1}{2 \pi \mathrm{R}_{1} \cdot 200 \mathrm{~Hz}}
$$

or about $0.01 \mu \mathrm{~F}$. When doing this, the output capacitor must be increased to $10 \mu \mathrm{~F}$ to maintain stability. These changes reduce the output noise from $430 \mu \mathrm{~V}$ to $100 \mu \mathrm{~V}$ rms for a 100 kHz bandwidth at 5 V output. With the bypass capacitor added, noise no longer scales with output voltage so that improvements are more dramatic at higher output voltages.

## Automotive Applications

The MIC2920A is ideally suited for automotive applications for a variety of reasons. It will operate over a wide range of input voltages with very low dropout voltages ( 40 mV at light loads), and very low quiescent currents ( $100 \mu \mathrm{Atypical})$. These features are necessary for use in battery powered systems, such as automobiles. It is a "bulletproof" device with the ability to survive both reverse battery (negative transients up to 20 V below ground), and load dump (positive transients up to 60V) conditions. A wide operating temperature range with low temperature coefficients is yet another reason to use these versatile regulators in automotive designs.

## Typical Applications



Figure 2. MIC2920A-5.0 Fixed +5V Regulator

*MINIMUM INPUT-OUTPUT VOLTAGE RANGES FROM 40mV TO 400mV DEPENDING ON LOAD CURRENT

Figure 4. MIC29204 Wide Input Voltage Range Current Limiter


NOTE: PINS 2 AND 6 ARE LEFT OPEN

Figure 3. MIC29202/29204 Adjustable Regulator. Pinout is for MIC29204.


PIN 3 LOW = ENABLE OUTPUT. Q1 ON $=3.3 \mathrm{~V}, \mathrm{Q} 1 \mathrm{OFF}=5.0 \mathrm{~V}$.

Figure 5. MIC29202/29204 5.0V or 3.3V Selectable Regulator with Shutdown. Pinout is for MIC29204.


## General Description

The MIC2937A family are "bulletproof" efficient voltage regulators with very low dropout voltage (typically 40 mV at light loads and 300 mV at 500 mA ), and very low quiescent current ( $160 \mu$ A typical). The quiescent current of the MIC2937A increases only slightly in dropout, thus prolonging battery life. Key MIC2937A features include protection against reversed battery, fold-back current limiting, and automotive "load dump" protection ( 60 V positive transient).
The MIC2937 is available in several configurations. The MIC2937A-xx devices are three pin fixed voltage regulators with $3.3 \mathrm{~V}, 5 \mathrm{~V}$, and 12 V outputs available. The MIC29371 is a fixed regulator offering logic compatible ON/OFF switching input and an error flag output. This flag may also be used as a power-on reset signal. A logic-compatible shutdown input is provided on the adjustable MIC29372, which enables the regulator to be switched on and off.

## Features

- High output voltage accuracy
- Guaranteed 750 mA output
- Low quiescent current
- Low dropout voltage
- Extremely tight load and line regulation
- Very low temperature coefficient
- Current and thermal limiting
- Input can withstand -20 V reverse battery and +60 V positive transients
- Error flag warns of output dropout
- Logic-controlled electronic shutdown
- Output programmable from 1.24 V to 26 V (MIC29372)
- Available in TO-220, TO-263, TO-220-5, and TO-263-5 packages.


## Applications

- Battery Powered Equipment
- Cellular Telephones
- Laptop, Notebook, and Palmtop Computers
- PCMCIA $\mathrm{V}_{\mathrm{CC}}$ and $\mathrm{V}_{\mathrm{PP}}$ Regulation/Switching
- Bar Code Scanners
- Automotive Electronics
- SMPS Post-Regulator/ DC to DC Modules
- High Efficiency Linear Power Supplies


## Pin Configuration



INPUT GROUND OUTPUT
TO-263 Package (MIC2937A-xxBU)


TO-263-5 Package
(MIC29371/29372BU)

Five Lead Package Pin Functions:
MIC29371 MIC29372

1) Error Adjust
2) Input Shutdown
3) Ground Ground
4) Output Input
5) Shutdown Output


12345

TO-220-5 Package
(MIC29371/29372BT)

The TAB is Ground on the TO-220 and TO-263 packages.

| Ordering Information |  |  |  |
| :--- | :---: | :---: | :---: |
| Part Number | Voltage | Temperature Range ${ }^{*}$ | Package |
| MIC2937A-3.3BU | 3.3 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | TO-263-3 |
| MIC2937A-3.3BT | 3.3 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | TO-220 |
| MIC2937A-5.0BU | 5.0 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | TO-263-3 |
| MIC2937A-5.0BT | 5.0 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | TO-220 |
| MIC2937A-12BU | 12 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | TO-263-3 |
| MIC2937A-12BT | 12 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | TO-220 |
| MIC29371-3.3BT | 3.3 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | TO-220-5 |
| MIC29371-3.3BU | 3.3 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | TO-263-5 |
| MIC29371-5.0BT | 5.0 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | TO-220-5 |
| MIC29371-5.0BU | 5.0 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | TO-263-5 |
| MIC29371-12BT | 12 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | TO-220-5 |
| MIC29371-12BU | 12 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | TO-263-5 |
| MIC29372BT | Adj | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | TO-220-5 |
| MIC29372BU | Adj | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | TO-263-5 |

Absolute Maximum Ratings
If Military/Aerospace specified devices are required, contact your local Micrel representative/distributor for availability and specifications.
Power Dissipation (Note 1) $\qquad$ Internally Limited Lead Temperature (Soldering, 5 seconds) ........ $260^{\circ} \mathrm{C}$ Storage Temperature Range ............ $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ Operating Junction Temperature Range
$\ldots \ldots . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ~-~ 40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$

TO-263 $\theta_{\mathrm{Jc}}$ $2.5^{\circ} \mathrm{C} / \mathrm{W}$
$\qquad$
$\qquad$
Operating Input Supply Voltage -20 V to +60 V

Adjust Input Voltage (Notes 9 and 10)
Shutdown Input Voltage $\quad-0.3 \mathrm{~V}$ to +30 V
Error Comparator Output Voltage ............ -0.3 V to +30 V
${ }^{+}$Across the full operating temperature, the minimum input voltage range for full output current is 4.3 V to 26 V . Output will remain in-regulation at lower output voltages and low current loads down to an input of 2 V at $25^{\circ} \mathrm{C}$.

[^12]
## Electrical Characteristics

Limits in standard typeface are for $\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$ and limits in boldface apply over the full operating temperature range.
Unless otherwise specified, $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {OUT }}+1 \mathrm{~V}, \mathrm{I}_{\mathrm{L}}=5 \mathrm{~mA}, \mathrm{C}_{\mathrm{L}}=10 \mu \mathrm{~F}$. The MIC29372 are programmed for a 5 V output voltage, and $\mathrm{V}_{\text {shutdown }} \leq 0.6 \mathrm{~V}$ (MIC29271-xx and MIC29372 only).

| Symbol | Parameter | Conditions | Min | Typical | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {o }}$ | Output Voltage Accuracy | Variation from factory trimmed $\mathrm{V}_{\text {out }}$ | $\begin{aligned} & \hline-1 \\ & -2 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \hline 1 \\ & 2 \\ & \hline \end{aligned}$ | \% |
|  |  | $5 \mathrm{~mA} \leq \mathrm{I}_{\mathrm{L}} \leq 500 \mathrm{~mA}$ | -2.5 |  | 2.5 |  |
|  |  | MIC2937A-12 and 29371-12 only:$5 \mathrm{~mA} \leq \mathrm{I}_{\mathrm{L}} \leq 500 \mathrm{~mA}$ | $\begin{gathered} \hline-1.5 \\ -3 \\ \hline \end{gathered}$ |  | $\begin{gathered} 1.5 \\ 3 \\ \hline \end{gathered}$ |  |
|  |  |  | -4 |  | 4 |  |
| $\frac{\Delta \mathrm{V}_{\mathrm{o}}}{\Delta \mathrm{~T}}$ | Output Voltage <br> Temperature Coef. | (Note 2) Output voltage $>10 \mathrm{~V}$ |  | $\begin{aligned} & 20 \\ & 80 \end{aligned}$ | $\begin{aligned} & \hline 100 \\ & 350 \end{aligned}$ | ppm $/{ }^{\circ} \mathrm{C}$ |
| $\frac{\Delta \mathrm{V}_{\mathrm{o}}}{\mathrm{~V}_{\mathrm{o}}}$ | Line Regulation | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {OUT }}+1 \mathrm{~V}$ to 26 V |  | 0.03 | $\begin{aligned} & 0.10 \\ & 0.40 \end{aligned}$ | \% |
| $\frac{\Delta \mathrm{V}_{0}}{\mathrm{~V}_{\mathrm{o}}}$ | Load Regulation | $\begin{aligned} & \mathrm{I}_{\mathrm{L}}=5 \text { to } 500 \mathrm{~mA} \\ & (\text { Note } 3) \end{aligned}$ |  | 0.04 | $\begin{aligned} & 0.16 \\ & 0.30 \end{aligned}$ | \% |
| $\mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {o }}$ | Dropout Voltage (Note 4) | $\begin{aligned} & I_{L}=5 \mathrm{~mA} \\ & I_{L}=100 \mathrm{~mA} \\ & I_{L}=500 \mathrm{~mA} \quad \text { Output voltage }>10 \mathrm{~V} \\ & I_{L}=750 \mathrm{~mA} \end{aligned} \text { Output voltage }>10 \mathrm{~V}$ |  | $\begin{aligned} & 80 \\ & 200 \\ & 240 \\ & 300 \\ & 420 \\ & 370 \end{aligned}$ | 150 <br> 180 <br> 600 <br> 750 | mV |
| $\mathrm{I}_{\text {GND }}$ | Ground Pin Current (Note 5) | $\begin{aligned} & I_{L}=5 \mathrm{~mA} \\ & I_{L}=100 \mathrm{~mA} \\ & I_{L}=500 \mathrm{~mA} \\ & I_{L}=750 \mathrm{~mA} \end{aligned}$ |  | 160 <br> 1 <br> 8 <br> 15 | $\begin{gathered} \hline 250 \\ 300 \\ 2.5 \\ \mathbf{3} \\ 13 \\ \mathbf{1 6} \\ 25 \end{gathered}$ | $\mu \mathrm{A}$ <br> mA |
| $\mathrm{I}_{\text {GNDD }}$ | Ground Pin <br> Current at Dropout <br> (Note 5) | $\begin{aligned} & \mathrm{V}_{\text {IN }}=0.5 \mathrm{~V} \text { less than designed } \mathrm{V}_{\text {out }} \\ & \left(\mathrm{V}_{\text {OUT }} \geq 3.3 \mathrm{~V}\right) \\ & \mathrm{I}_{\mathrm{O}}=5 \mathrm{~mA} \end{aligned}$ |  | 200 | 500 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {LIMIT }}$ | Current Limit | $\begin{aligned} & V_{\text {OUT }}=0 \mathrm{~V} \\ & \text { (Note 6) } \end{aligned}$ |  | 1.1 | $\begin{gathered} 1.5 \\ \mathbf{2} \\ \hline \end{gathered}$ | A |
| $\frac{\Delta \mathrm{V}_{\mathrm{O}}}{\Delta \mathrm{P}_{\mathrm{D}}}$ | Thermal Regulation | (Note 7) |  | 0.05 | 0.2 | \%/W |
| $\mathrm{e}_{\mathrm{n}}$ | Output Noise <br> Voltage <br> ( 10 Hz to 100 kHz ) $\mathrm{I}_{\mathrm{L}}=100 \mathrm{~mA}$ | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=10 \mu \mathrm{~F} \\ & \mathrm{C}_{\mathrm{L}}=100 \mu \mathrm{~F} \end{aligned}$ |  | $\begin{aligned} & 400 \\ & 260 \end{aligned}$ |  | $\mu \mathrm{V}$ RMS |

Electrical Characteristics (Continued)
MIC29372

| Parameter | Conditions | Min | Typical | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |
| Reference Voltage |  | $\begin{aligned} & 1.223 \\ & 1.210 \end{aligned}$ | 1.235 | $\begin{aligned} & 1.247 \\ & 1.260 \end{aligned}$ | $\stackrel{V}{V}$ |
| Reference Voltage | (Note 8) | 1.204 |  | 1.266 | V |
| Adjust Pin Bias Current |  |  | 20 | $\begin{aligned} & 40 \\ & 60 \end{aligned}$ | nA |
| Reference Voltage Temperature Coefficient | (Note 7) |  | 20 |  | ppm $/{ }^{\circ} \mathrm{C}$ |
| Adjust Pin Bias Current Temperature Coefficient |  |  | 0.1 |  | $n A /{ }^{\circ} \mathrm{C}$ |
| Error Comparator MIC29371 |  |  |  |  |  |
| Output Leakage Current | $\mathrm{V}_{\mathrm{OH}}=26 \mathrm{~V}$ |  | 0.01 | $\begin{aligned} & 1.00 \\ & 2.00 \end{aligned}$ | $\mu \mathrm{A}$ |
| Output Low Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=4.5 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{OL}}=250 \mu \mathrm{~A} \end{aligned}$ |  | 150 | $\begin{aligned} & 250 \\ & 400 \end{aligned}$ | mV |
| Upper Threshold Voltage | (Note 9) | $\begin{aligned} & 40 \\ & 25 \end{aligned}$ | 60 |  | mV |
| Lower Threshold Voltage | (Note 9) |  | 75 | $\begin{gathered} 95 \\ 140 \end{gathered}$ | mV |
| Hysteresis | (Note 9) |  | 15 |  | mV |
| Shutdown Input MIC29371/MIC29372 |  |  |  |  |  |
| Input Logic Voltage Low (ON) | High (OFF) | 2.0 | 1.3 | 0.7 | V |
| Shutdown Pin Input Current | $\mathrm{V}_{\text {SHUTDOWN }}=2.4 \mathrm{~V}$ |  | 30 | $\begin{gathered} 50 \\ 100 \end{gathered}$ | $\mu \mathrm{A}$ |
|  | $\mathrm{V}_{\text {SHUTDOWN }}=26 \mathrm{~V}$ |  | 450 | $\begin{aligned} & 600 \\ & 750 \end{aligned}$ | $\mu \mathrm{A}$ |
| Regulator Output Current in Shutdown | (Note 10) |  | 3 | $\begin{aligned} & 10 \\ & 20 \end{aligned}$ | $\mu \mathrm{A}$ |

Note 1: Absolute maximum ratings indicate limits beyond which damage to the component may occur. Electrical specifications do not apply when operating the device outside of its rated operating conditions. The maximum allowable power dissipation is a function of the maximum junction temperature, $T_{J(M A X)}$, the junction-to-ambient thermal resistance, $\theta_{J A}$, and the ambient temperature, $T_{A}$. The maximum allowable power dissipation at any ambient temperature is calculated using: $P_{(\text {MAX })}=\left(T_{J(M A X)}-T_{A}\right) / \theta_{J A .}$ Exceeding the maximum allowable power dissipation will result in excessive die temperature, and the regulator will go into thermal shutdown.
Note 2: Output voltage temperature coefficient is defined as the worst case voltage change divided by the total temperature range.
Note 3: Regulation is measured at constant junction temperature using low duty cycle pulse testing. Changes in output voltage due to heating effects are covered by the thermal regulation specification.
Note 4: Dropout Voltage is defined as the input to output differential at which the output voltage drops 100 mV below its nominal value measured at 1 V differential. At low values of programmed output voltage, the minimum input supply voltage of 4.3 V over temperature must be taken into account. The MIC2937A operates down to 2 V of input at reduced output current at $25^{\circ} \mathrm{C}$.
Note 5: Ground pin current is the regulator quiescent current. The total current drawn from the source is the sum of the load current plus the ground pin current.
Note 6: The MIC2937A family features fold-back current limiting. The short circuit ( $\mathrm{V}_{\mathrm{OUT}}=0 \mathrm{~V}$ ) current limit is less than the maximum current with normal output voltage.
Note 7: Thermal regulation is defined as the change in output voltage at a time $T$ after a change in power dissipation is applied, excluding load or line regulation effects. Specifications are for a 200 mA load pulse at $\mathrm{V}_{\mathbb{I}}=20 \mathrm{~V}$ (a 4 W pulse) for $T=10 \mathrm{~ms}$.
Note 8: $\quad \mathrm{V}_{\text {REF }} \leq \mathrm{V}_{\text {OUT }} \leq\left(\mathrm{V}_{\text {IN }}-1 \mathrm{~V}\right), 4.3 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 26 \mathrm{~V}, 5 \mathrm{~mA}<\mathrm{I}_{\mathrm{L}} \leq 750 \mathrm{~mA}, \mathrm{~T}_{J} \leq \mathrm{T}_{\text {JMAX. }}$
Note 9: Comparator thresholds are expressed in terms of a voltage differential at the Adjust terminal below the nominal reference voltage measured at 6 V input (for a 5 V regulator). To express these thresholds in terms of output voltage change, multiply by the error amplifier gain $=\mathrm{V}_{\text {OUT }} / \mathrm{V}_{\mathrm{REF}}=(\mathrm{R} 1+\mathrm{R} 2) / \mathrm{R} 2$. For example, at a programmed output voltage of 5 V , the Error output is guaranteed to go low when the output drops by $95 \mathrm{mV} \times 5 \mathrm{~V} / 1.235 \mathrm{~V}=384 \mathrm{mV}$. Thresholds remain constant as a percent of VOUT as VOUT is varied, with the dropout warning occurring at typically $5 \%$ below nominal, $7.7 \%$ guaranteed.
Note 10: Circuit of Figure 3 with $\mathrm{R} 1 \geq 150 \mathrm{k} \Omega . \mathrm{V}_{\text {SHUTDOWN }} \geq 2 \mathrm{~V}$ and $\mathrm{V}_{\mathbb{I N}} \leq 26 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=0$.
Note 11: When used in dual supply systems where the regulator load is returned to a negative supply, the output voltage must be diode clamped to ground.
Note 12: Maximum positive supply voltage of 60 V must be of limited duration ( $<100 \mathrm{~ms}$ ) and duty cycle ( $\leq 1 \%$ ). The maximum continuous supply voltage is 26 V .

## Schematic Diagram



## Typical Characteristics










Fixed 3.3V Output Voltage
vs. Temperature











## Applications Information

## External Capacitors

A $10 \mu \mathrm{~F}$ (or greater) capacitor is required between the MIC2937A output and ground to prevent oscillations due to instability. Most types of tantalum or aluminum electrolytics will be adequate; film types will work, but are costly and therefore not recommended. Many aluminum electrolytics have electrolytes that freeze at about $-30^{\circ} \mathrm{C}$, so solid tantalums are recommended for operation below $-25^{\circ} \mathrm{C}$. The important parameters of the capacitor are an effective series resistance of about $5 \Omega$ or less and a resonant frequency above 500 kHz . The value of this capacitor may be increased without limit.

At lower values of output current, less output capacitance is required for output stability. The capacitor can be reduced to $0.5 \mu \mathrm{~F}$ for current below 10 mA or $0.15 \mu \mathrm{~F}$ for currents below 1 mA . Adjusting the MIC29372 to voltages below 5V runs the error amplifier at lower gains so that more output capacitance is needed. For the worst-case situation of a 750 mA load at 1.23 V output (Output shorted to Adjust) a $22 \mu \mathrm{~F}$ (or greater) capacitor should be used.

The MIC2937A/29371 will remain in regulation with a minimum load of 5 mA . When setting the output voltage of the MIC29372 version with external resistors, the current through these resistors may be included as a portion of the minimum load.

A $0.1 \mu \mathrm{~F}$ capacitor should be placed from the input to ground if there is more than 10 inches of wire between the input and the AC filter capacitor or if a battery is used as the input.

## Error Detection Comparator Output (MIC29371)

A logic low output will be produced by the comparator whenever the MIC29371 output falls out of regulation by more than approximately $5 \%$. This figure is the comparator's built-in offset of about 75 mV divided by the 1.235 V reference voltage. (Refer to the block diagram on Page 1). This trip level remains " $5 \%$ below normal" regardless of the programmed output voltage of the MIC29371. For example, the error flag trip level is typically 4.75 V for a 5 V output or 11.4 V for a 12 V output. The out of regulation condition may be due either to low input voltage, extremely high input voltage, current limiting, or thermal limiting.

Figure 1 is a timing diagram depicting the $\overline{\text { ERROR }}$ signal and the regulated output voltage as the MIC29371 input is ramped up and down. The ERROR signal becomes valid (low) at about 1.3 V input. It goes high at about 5 V input (the input voltage at which $\mathrm{V}_{\text {OUT }}=4.75$ ). Since the MIC29371's dropout voltage is load-dependent (see curve in Typical Performance Characteristics), the input voltage trip point (about 5V) will vary with the load current. The output voltage trip point (approximately 4.75 V ) does not vary with load.

The error comparator has an NPN open-collector output which requires an external pull-up resistor. Depending on system requirements, this resistor may be returned to the 5 V output or some other supply voltage. In determining a value for this resistor, note that while the output is rated to sink $250 \mu \mathrm{~A}$, this sink current adds to battery drain in a low battery condition. Suggested values range from 100 k to $1 \mathrm{M} \Omega$. The resistor is not required if this output is unused.

## Programming the Output Voltage (MIC29372)

The MIC29372 may programmed for any output voltage between its 1.235 V reference and its 26 V maximum rating. An external pair of resistors is required, as shown in Figure 3.

The complete equation for the output voltage is

$$
V_{\text {OUT }}=V_{\text {REF }} \times\left\{1+R_{1} / R_{2}\right\}-\left|I_{F B}\right| R_{1}
$$

where $\mathrm{V}_{\mathrm{REF}}$ is the nominal 1.235 reference voltage and $\mathrm{I}_{\mathrm{FB}}$ is the Adjust pin bias current, nominally 20nA. The minimum recommended load current of $1 \mu \mathrm{~A}$ forces an upper limit of $1.2 \mathrm{M} \Omega$ on the value of $R_{2}$, if the regulator must work with no load (a condition often found in CMOS in standby), $\mathrm{I}_{\mathrm{FB}}$ will produce $\mathrm{a}-2 \%$ typical error in $\mathrm{V}_{\text {OUT }}$ which may be eliminated at room temperature by trimming $R_{1}$. For better accuracy, choosing $R_{2}=100 \mathrm{k}$ reduces this error to $0.17 \%$ while increasing the resistor program current to $12 \mu \mathrm{~A}$. Since the MIC29372 typically draws $100 \mu \mathrm{~A}$ at no load with SHUTDOWN opencircuited, this is a negligible addition.

## Reducing Output Noise

In reference applications it may be advantageous to reduce the AC noise present at the output. One method is to reduce the regulator bandwidth by increasing the size of the output capacitor. This is relatively inefficient, as increasing the capacitor from $1 \mu \mathrm{~F}$ to $220 \mu \mathrm{~F}$ only decreases the noise from $430 \mu \mathrm{~V}$ to $160 \mu \mathrm{~V}_{\text {RMS }}$ for a 100 kHz bandwidth at 5 V output. Noise can be reduced by a factor of four with the adjustable


* SEE APPLICATIONS INFORMATION

Figure 1. ERROR Output Timing
regulators with a bypass capacitor across $R_{1}$, since it reduces the high frequency gain from 4 to unity. Pick

$$
\mathrm{C}_{\text {BYPASS }} \cong \frac{1}{2 \pi \mathrm{R}_{1} \cdot 200 \mathrm{~Hz}}
$$

or about $0.01 \mu \mathrm{~F}$. When doing this, the output capacitor must be increased to $10 \mu \mathrm{~F}$ to maintain stability. These changes reduce the output noise from $430 \mu \mathrm{~V}$ to $100 \mu \mathrm{~V}_{\text {RMS }}$ for a 100 kHz bandwidth at 5 V output. With the bypass capacitor added, noise no longer scales with output voltage so that improvements are more dramatic at higher output voltages.

## Automotive Applications

The MIC2937A is ideally suited for automotive applications for a variety of reasons. It will operate over a wide range of input voltages with very low dropout voltages ( 40 mV at light loads), and very low quiescent currents ( $100 \mu \mathrm{~A}$ typical). These features are necessary for use in battery powered systems, such as automobiles. It is a "bulletproof" device with the ability to survive both reverse battery (negative transients up to 20 V below ground), and load dump (positive transients up to 60 V ) conditions. A wide operating temperature range with low temperature coefficients is yet another reason to use these versatile regulators in automotive designs.

## Typical Applications



Figure 2. MIC2937A-5.0 Fixed +5V Regulator

*MINIMUM INPUT-OUTPUT VOLTAGE RANGES FROM 40 mV TO 400 mV , DEPENDING ON LOAD CURRENT.

Figure 4. MIC29372 Wide Input Voltage Range Current Limiter


ERROR OUTPUT ON MIC29373 ONLY SHUTDOWN INPUT ON MIC29372 ONLY

Figure 3. MIC29372 Adjustable Regulator


SHUTDOWN PIN LOW= ENABLE OUTPUT. Q1 ON = 3.3V, Q1 OFF = 5.0V.

Figure 5. MIC29372 5.0V or 3.3V Selectable Regulator with Shutdown.


## General Description

The MIC2940A and MIC2941A are "bulletproof" efficient voltage regulators with very low dropout voltage (typically 40 mV at light loads and 350 mV at 1 A ), and low quiescent current ( $240 \mu \mathrm{~A}$ typical). The quiescent current of the MIC2940A increases only slightly in dropout, thus prolonging battery life. Key MIC2940A features include protection against reversed battery, fold-back current limiting, and automotive "load dump" protection ( 60 V positive transient).
The MIC2940 is available in both fixed voltage ( $3.3 \mathrm{~V}, 5 \mathrm{~V}$, and 12 V ) and adjustable voltage configurations. The MIC2940Axx devices are three pin fixed voltage regulators. A logiccompatible shutdown input is provided on the adjustable MIC2941A, which enables the regulator to be switched on and off.

## Features

- High output voltage accuracy
- Guaranteed 1.25 A output
- Low quiescent current
- Low dropout voltage
- Extremely tight load and line regulation
- Very low temperature coefficient
- Current and thermal limiting
- Input can withstand -20 V reverse battery and +60 V positive transients
- Logic-controlled electronic shutdown
- Output programmable from 1.24 V to 26 V (MIC2941A)
- Available in TO-220, TO-263, TO-220-5, and TO-263-5 packages.


## Applications

- Battery Powered Equipment
- Cellular Telephones
- Laptop, Notebook, and Palmtop Computers
- PCMCIA $\mathrm{V}_{\mathrm{cc}}$ and $\mathrm{V}_{\mathrm{PP}}$ Regulation/Switching
- Bar Code Scanners
- Automotive Electronics
- SMPS Post-Regulator/ DC to DC Modules
- Voltage Reference
- High Efficiency Linear Power Supplies


## Pin Configuration



INPUT GROUND OUTPUT TO-263 Package (MIC2940A-xxBU)


12345
TO-263-5 Package
(MIC2941ABU)
MIC2941A Pinout

1) Adjust
2) Shutdown
3) Ground
4) Input
5) Output


The Tab is Ground on TO-220 and TO-263 packages

| Ordering Information |  |  |  |
| :--- | :---: | :---: | :---: |
| Part Number | Voltage | Temperature Range ${ }^{*}$ | Package |
| MIC2940A-3.3BT | 3.3 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | TO-220 |
| MIC2940A-3.3BU | 3.3 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | TO-263 |
| MIC2940A-5.0BT | 5.0 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | TO-220 |
| MIC2940A-5.0BU | 5.0 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | TO-263 |
| MIC2940A-12BT | 12 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | TO-220 |
| MIC2940A-12BU | 12 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | TO-263 |
| MIC2941ABT | Adj | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | TO-220-5 |
| MIC2941ABU | Adj | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | TO-263-5 |

## Absolute Maximum Ratings If Military/Aerospace specified devices are required, contact your local Micrel representative/distributor for availability and specifications.

| Power Dissipation (Note 1) ............... Internally Limited |  |
| :---: | :---: |
|  | Lead Temperature (Soldering, 5 seconds) ........ $260^{\circ} \mathrm{C}$ |
| Storage Temperature Range ............ $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ Operating Junction Temperature Range |  |
|  |  |
| TO-220 $\theta_{\mathrm{Jc}}$.................................................................................. $2^{\circ} \mathrm{C} / \mathrm{W}$TO-263 $\theta_{\mathrm{Jc}}$............................... |  |
|  |  |
| Input Supply Voltage ...........................-20V to +60V |  |
| Operating Input Supply Voltage .................. 2V ${ }^{\dagger}$ to 26 V Adjust Input Voltage (Notes 9 and 10) |  |
|  |  |
|  | .............................................-1.5V to +26V |
|  | utdown Input Voltage ...................... -0.3 V to +30 V |
|  | Output Voltage ......... -0.3 V to |

* Junction temperatures


## Schematic Diagram



## Electrical Characteristics

Limits in standard typeface are for $\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$ and limits in boldface apply over the full operating temperature range.
Unless otherwise specified, $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {OUT }}+1 \mathrm{~V}, \mathrm{I}_{\mathrm{L}}=1000 \mathrm{~mA}, \mathrm{C}_{\mathrm{L}}=10 \mu \mathrm{~F}$. The MIC2941A is programmed to output 5 V and has $\mathrm{V}_{\text {Shutdown }} \leq 0.6 \mathrm{~V}$.

| Symbol | Parameter | Conditions | Min | Typical | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {。 }}$ | Output Voltage Accuracy |  | -1 |  | 1 | \% |
|  |  |  | -2 |  | 2 |  |
|  |  | $5 \mathrm{~mA} \leq \mathrm{I}_{\mathrm{L}} \leq 1 \mathrm{~A}$ | -2.5 |  | 2.5 |  |
| $\frac{\Delta \mathrm{V}_{\mathrm{o}}}{\Delta \mathrm{~T}}$ | Output Voltage <br> Temperature Coef. | (Note 2) |  | 20 | 100 | ppm $/{ }^{\circ} \mathrm{C}$ |
| $\frac{\Delta \mathrm{V}_{\mathrm{o}}}{\mathrm{~V}_{\mathrm{o}}}$ | Line Regulation | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {OUT }}+1 \mathrm{~V}$ to 26 V |  | 0.03 | $\begin{aligned} & 0.10 \\ & 0.40 \end{aligned}$ | \% |
| $\frac{\Delta \mathrm{V}_{\mathrm{o}}}{\mathrm{~V}_{\mathrm{o}}}$ | Load Regulation | $\mathrm{I}_{\mathrm{L}}=5 \mathrm{~mA} \text { to } 1 \mathrm{~A}$ <br> (Note 3) |  | 0.04 | $\begin{aligned} & 0.16 \\ & 0.20 \end{aligned}$ | \% |
| $\mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {O }}$ | Dropout Voltage (Note 4) | $\begin{aligned} & I_{L}=5 \mathrm{~mA} \\ & I_{L}=250 \mathrm{~mA} \\ & I_{L}=1000 \mathrm{~mA} \\ & I_{L}=1250 \mathrm{~mA} \end{aligned}$ |  | $\begin{aligned} & 60 \\ & 200 \\ & 350 \\ & 400 \end{aligned}$ | $\begin{aligned} & 150 \\ & 180 \\ & 250 \\ & 320 \\ & 450 \\ & 600 \\ & 600 \end{aligned}$ | mV |
| $\mathrm{I}_{\text {GND }}$ | Ground Pin Current (Note 5) | $\begin{aligned} & \mathrm{I}_{\mathrm{L}}=5 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{L}}=250 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{L}}=1000 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{L}}=1250 \mathrm{~mA} \end{aligned}$ |  | 240 <br> 3 <br> 22 <br> 35 | $\begin{gathered} \hline 350 \\ 500 \\ 4.5 \\ 6 \\ 35 \\ 45 \\ 70 \end{gathered}$ | $\mu \mathrm{A}$ <br> mA |
| $\mathrm{I}_{\text {GNDD }}$ | Ground Pin Current at Dropout (Note 5) | $\begin{aligned} & \mathrm{V}_{\text {IN }}=0.5 \mathrm{~V} \text { less than designed } \mathrm{V}_{\text {out }} \\ & \left(\mathrm{V}_{\text {OUT }} \geq 3.3 \mathrm{~V}\right) \\ & \mathrm{L}_{\mathrm{L}}=5 \mathrm{~mA} \end{aligned}$ |  | 330 | 600 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {LIMIT }}$ | Current Limit | $\begin{aligned} & \mathrm{V}_{\text {out }}=0 \mathrm{~V} \\ & \text { (Note 6) } \end{aligned}$ |  | 1.6 | $\begin{gathered} \hline 2.4 \\ 3 \end{gathered}$ | A |
| $\frac{\Delta \mathrm{V}_{\mathrm{o}}}{\Delta \mathrm{P}_{\mathrm{D}}}$ | Thermal Regulation | (Note 7) |  | 0.05 | 0.2 | \%/W |
| $\mathrm{e}_{\mathrm{n}}$ | Output Noise <br> Voltage <br> ( 10 Hz to 100 kHz ) $\mathrm{I}_{\mathrm{L}}=100 \mathrm{~mA}$ | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=10 \mu \mathrm{~F} \\ & \mathrm{C}_{\mathrm{L}}=33 \mu \mathrm{~F} \end{aligned}$ |  | $\begin{aligned} & 400 \\ & 260 \end{aligned}$ |  | $\mu \mathrm{V}$ RMS |

Electrical Characteristics (mic2941A Only)

| Parameter | Conditions | Min | Typical | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Reference Voltage |  | $\begin{aligned} & 1.223 \\ & 1.210 \end{aligned}$ | 1.235 | $\begin{aligned} & 1.247 \\ & 1.260 \end{aligned}$ | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \text { max } \end{gathered}$ |
| Reference Voltage | (Note 8) | 1.204 |  | 1.266 | V |
| Adjust Pin Bias Current |  |  | 20 | $\begin{aligned} & 40 \\ & 60 \end{aligned}$ | nA |
| Reference Voltage Temperature Coefficient |  |  | 20 |  | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
| Adjust Pin Bias Current Temperature Coefficient |  |  | 0.1 |  | $\mathrm{nA} /{ }^{\circ} \mathrm{C}$ |
| Shutdown Input |  |  |  |  |  |
| Input Logic Voltage | Low (ON) <br> High (OFF) | 2.0 | 1.3 | 0.7 | V |
| Shutdown Pin Input Current | $\mathrm{V}_{\text {SHUTDOWN }}=2.4 \mathrm{~V}$ |  | 30 | $\begin{gathered} 50 \\ 100 \end{gathered}$ | $\mu \mathrm{A}$ |
|  | $\mathrm{V}_{\text {SHUTDOWN }}=26 \mathrm{~V}$ |  | 450 | $\begin{aligned} & 600 \\ & 750 \end{aligned}$ | $\mu \mathrm{A}$ |
| Regulator Output Current in Shutdown | (Note 10) |  | 3 | $\begin{aligned} & 30 \\ & 60 \end{aligned}$ | $\mu \mathrm{A}$ |

Note 1: Absolute maximum ratings indicate limits beyond which damage to the component may occur. Electrical specifications do not apply when operating the device outside of its rated operating conditions. The maximum allowable power dissipation is a function of the maximum junction temperature, $T_{J \text { (MAX) }}$, the junction-to-ambient thermal resistance, $\theta_{j A}$, and the ambient temperature, $T_{A}$. The maximum allowable power dissipation at any ambient temperature is calculated using: $P_{\text {(MAX) }}=\left(T_{J M A X)}-T_{A}\right) / \theta_{\text {JA. }}$ Exceeding the maximum allowable power dissipation will result in excessive die temperature, and the regulator will go into thermal shutdown.
Note 2: Output voltage temperature coefficient is defined as the worst case voltage change divided by the total temperature range.
Note 3: Regulation is measured at constant junction temperature using low duty cycle pulse testing. Changes in output voltage due to heating effects are covered by the thermal regulation specification.
Note 4: Dropout Voltage is defined as the input to output differential at which the output voltage drops 100 mV below its nominal value measured at 1 V differential. At low values of programmed output voltage, the minimum input supply voltage of 4.3 V over temperature must be taken into account.
Note 5: Ground pin current is the regulator quiescent current. The total current drawn from the source is the sum of the load current plus the ground pin current.
Note 6: The MIC2940A features fold-back current limiting. The short circuit $\left(\mathrm{V}_{\mathrm{OUT}}=0 \mathrm{~V}\right)$ current limit is less than the maximum current with normal output voltage.
Note 7: Thermal regulation is defined as the change in output voltage at a time $T$ after a change in power dissipation is applied, excluding load or line regulation effects. Specifications are for a 200 mA load pulse at $\mathrm{V}_{\mathbb{I N}}=20 \mathrm{~V}$ (a 4 W pulse) for $T=10 \mathrm{~ms}$.
Note 8: $\quad \mathrm{V}_{\text {REF }} \leq \mathrm{V}_{\text {OUT }} \leq\left(\mathrm{V}_{\text {IN }}-1 \mathrm{~V}\right), 4.3 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 26 \mathrm{~V}, 5 \mathrm{~mA}<\mathrm{I}_{\mathrm{L}} \leq 1.25 \mathrm{~A}, \mathrm{~T}_{J} \leq \mathrm{T}_{\text {JMAX. }}$.
Note 9: Circuit of Figure 3 with $\mathrm{R} 1 \geq 150 \mathrm{k} \Omega . \mathrm{V}_{\text {SHUTDOwN }} \geq 2 \mathrm{~V}$ and $\mathrm{V}_{\mathbb{I N}} \leq 26 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=0$.
Note 10: When used in dual supply systems where the regulator load is returned to a negative supply, the output voltage must be diode clamped to ground.
Note 11: Maximum positive supply voltage of 60 V must be of limited duration ( $<100 \mathrm{~ms}$ ) and duty cycle ( $\leq 1 \%$ ). The maximum continuous supply voltage is 26 V .

## Typical Characteristics














MIC29402/3 Adjust Pin







## Applications Information

## External Capacitors

A $10 \mu \mathrm{~F}$ (or greater) capacitor is required between the MIC2940A output and ground to prevent oscillations due to instability. Most types of tantalum or aluminum electrolytics will be adequate; film types will work, but are costly and therefore not recommended. Many aluminum electrolytics have electrolytes that freeze at about $-30^{\circ} \mathrm{C}$, so solid tantalums are recommended for operation below $-25^{\circ} \mathrm{C}$. The important parameters of the capacitor are an effective series resistance of about $5 \Omega$ or less and a resonant frequency above 500 kHz . The value of this capacitor may be increased without limit.

At lower values of output current, less output capacitance is required for output stability. The capacitor can be reduced to $3.3 \mu \mathrm{~F}$ for current below 100 mA or $2.2 \mu \mathrm{~F}$ for currents below 10 mA . Adjusting the MIC2941A to voltages below 5V runs the error amplifier at lower gains so that more output capacitance is needed. For the worst-case situation of a 1.25A load at 1.23 V output (Output shorted to Adjust) a $22 \mu \mathrm{~F}$ (or greater) capacitor should be used.

The MIC2940A will remain stable and in regulation with load currents ranging from 5 mA on up to the full 1.25A rating. The external resistors of the MIC2941A version may be scaled to draw this minimum load current.

A $0.22 \mu \mathrm{~F}$ capacitor should be placed from the MIC2940A input to ground if there is more than 10 inches of wire between the input and the AC filter capacitor or if a battery is used as the input.

## Programming the Output Voltage (MIC2941A)

The MIC2941A may be programmed for any output voltage between its 1.235 V reference and its 26 V maximum rating. An external pair of resistors is required, as shown in Figure 3.

The complete equation for the output voltage is

$$
V_{\text {OUT }}=V_{\text {REF }} \times\left\{1+R_{1} / R_{2}\right\}-\left|I_{F B}\right| R_{1}
$$

where $\mathrm{V}_{\text {REF }}$ is the nominal 1.235 reference voltage and $\mathrm{I}_{\mathrm{FB}}$ is the Adjust pin bias current, nominally 20nA. The minimum recommended load current of $1 \mu \mathrm{~A}$ forces an upper limit of $1.2 \mathrm{M} \Omega$ on the value of $R_{2}$, if the regulator must work with no load (a condition often found in CMOS in standby), $I_{F B}$ will produce $\mathrm{a}-2 \%$ typical error in $\mathrm{V}_{\text {out }}$ which may be eliminated at room temperature by trimming $R_{1}$. For better accuracy, choosing $\quad R_{2}=100 \mathrm{k} \Omega$ reduces this error to $0.17 \%$ while increasing the resistor program current to $12 \mu \mathrm{~A}$. Since the MIC2941A typically draws $100 \mu \mathrm{~A}$ at no load with SHUTDOWN open-circuited, this is a negligible addition.

## Reducing Output Noise

In reference applications it may be advantageous to reduce the AC noise present at the output. One method is to reduce the regulator bandwidth by increasing the size of the output capacitor. This is relatively inefficient, as increasing the capacitor from $1 \mu \mathrm{~F}$ to $220 \mu \mathrm{~F}$ only decreases the noise from $430 \mu \mathrm{~V}$ to $160 \mu \mathrm{~V}_{\text {RMS }}$ for a 100 kHz bandwidth at 5 V output. Noise can be reduced by a factor of four with the MIC2941A by adding a bypass capacitor across $R_{1}$, since it reduces the high frequency gain from 4 to unity. Pick

$$
\mathrm{C}_{\text {BYPASS }} \cong \frac{1}{2 \pi \mathrm{R}_{1} \cdot 200 \mathrm{~Hz}}
$$

or about $0.01 \mu \mathrm{~F}$. When doing this, the output capacitor must be increased to $22 \mu \mathrm{~F}$ to maintain stability. These changes reduce the output noise from $430 \mu \mathrm{~V}$ to $100 \mu \mathrm{~V}$ rms for a 100 kHz bandwidth at 5 V output. With the bypass capacitor added, noise no longer scales with output voltage so that improvements are more dramatic at higher output voltages.

## Automotive Applications

The MIC2940A is ideally suited for automotive applications for a variety of reasons. It will operate over a wide range of input voltages with very low dropout voltages ( 40 mV at light loads), and very low quiescent currents ( $240 \mu \mathrm{~A}$ typical). These features are necessary for use in battery powered systems, such as automobiles. It is a "bulletproof" device with the ability to survive both reverse battery (negative transients up to 20 V below ground), and load dump (positive transients up to 60V) conditions. A wide operating temperature range with low temperature coefficients is yet another reason to use these versatile regulators in automotive designs.


* SEE APPLICATIONS INFORMATION

Figure 1. ERROR Output Timing

## Typical Applications



Figure 2. MIC2940A-5.0 Fixed +5V Regulator

*MINIMUM INPUT-OUTPUT VOLTAGE RANGES FROM 40 mV TO 400 mV , DEPENDING ON LOAD CURRENT.
Figure 4. MIC2941A Wide Input Voltage Range Current Limiter


Figure 3. MIC2941A Adjustable Regulator


ADJUST PIN LOW= ENABLE OUTPUT. Q1 ON $=3.3 \mathrm{~V}, \mathrm{Q} 1 \mathrm{OFF}=5.0 \mathrm{~V}$.
Figure 5. MIC2941A 5.0V or 3.3V Selectable Regulator with Shutdown.

## General Description

The LP2950 and LP2951 are micropower voltage regulators with very low dropout voltage (typically 40 mV at light loads and 380 mV at 100 mA ), and very low quiescent current $(75 \mu \mathrm{~A}$ typical). The quiescent current of the LP2950/LP2951 increases only slightly in dropout, thus prolonging battery life. This feature, among others, makes the LP2950 and LP2951 ideally suited for use in battery-powered systems.

Available in a 3-Pin TO-92 package, the LP2950 is pincompatible with the older 5 V regulators. Additional system functions, such as programmable output voltage and logiccontrolled shutdown, are available in the 8 -pin DIP and 8 -pin SOIC versions of the LP2951.

## Applications

- Automotive Electronics
- Voltage Reference
- Avionics


## Features

- High accuracy 5V, guaranteed 100 mA output
- Extremely low quiescent current
- Low-dropout voltage
- Extremely tight load and line regulation
- Very low temperature coefficient
- Use as regulator or reference
- Needs only $1 \mu \mathrm{~F}$ for stability
- Current and thermal limiting


## LP2951 Versions Only

- Error flag warns of output dropout
- Logic-controlled electronic shutdown
- Output programmable from 1.24 to 29 V


## Block Diagram and Pin Configurations



See MIC2950 for a part with 1) higher output (150 mA), 2) transient protection (60V), and 3) reverse input protection to -20V)

Additional features available with the LP2951 also include an error flag output that warns of a low output voltage, which is often due to failing batteries on the input. This may also be used as a power-on reset. A logic-compatible shutdown input is also available which enables the regulator to be switched on and off. This part may also be pin-strapped for a 5 V output, or programmed from 1.24 V to 29 V with the use of two external resistors.

The LP2950 is available as either an -02 or -03 version. The -02 and -03 versions are guaranteed for junction temperatures from $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$; the -02 version has a tighter output and
reference voltage specification range over temperature. The LP2951 is available as an -01, -02, or -03 version. The -01 version is guaranteed for junction temperatures from $-55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$, and has slightly different specifications limits over the full operating temperature range.

The LP2950 and LP2951 have a tight initial tolerance (0.5\% typical), a very low output voltage temperature coefficient which allows use as a low-power voltage reference, and extremely good load and line regulation ( $0.05 \%$ typical). This greatly reduces the error in the overall circuit, and is the result of careful design techniques and process control.

Ordering Information

| Part Number | Voltage | Temperature Range ${ }^{*}$ | Package | Accuracy |
| :---: | :---: | :---: | :---: | :---: |
| LP2950-02BZ | 5.0 V | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 3-Pin TO-92 plastic | $0.5 \%$ |
| LP2950-03BZ | 5.0 V | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 3 -Pin TO-92 plastic | $1.0 \%$ |
| LP2951-02BM | 5.0 V | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8 -Pin SOIC | $0.5 \%$ |
| LP2951-03BM | 5.0 V | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8 -Pin SOIC | $1.0 \%$ |
| LP2951-02BN | 5.0 V | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8 -Pin Plastic DIP | $0.5 \%$ |
| LP2951-03BN | 5.0 V | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-Pin Plastic DIP | $1.0 \%$ |
| LP2951-4.8BM | 4.85 V | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-Pin SOIC | $1.0 \%$ |

* Junction temperatures


## Absolute Maximum Ratings <br> If Military/Aerospace specified devices are required, contact your local Micrel representative/distributor for availability and specifications.

| Power dissipation | Internally Limited |
| :--- | ---: |
| Lead Temperature (Soldering, 5 seconds) | $260^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Operating Junction Temperature Range (Note 8) | $-55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| $\quad$ LP2951-01 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| $\quad$ LP2950-02/LP2950-03, LP2951-02/LP2951-03 | -0.3 V to +30 V |
| Input Supply Voltage | -1.5 V to +30 V |
| Feedback Input Voltage (Notes 9 and 10) | -0.3 V to +30 V |
| Shutdown Input Voltage (Note 9) | -0.3 V to +30 V |
| Error Comparator Output Voltage (Note 9) |  |
| ESD Rating is to be determined. |  |

Electrical Characteristics Note $1 \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ except as noted.

| Parameter | Condition | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Output Voltage$\mathrm{T}_{J}=25^{\circ} \mathrm{C}$ | LP2951-01 ( $\pm 0.5 \%$ ) | 4.975 | 5.000 | 5.025 | V |
|  | LP295x-02 ( $\pm 0.5 \%$ ) | 4.975 | 5.000 | 5.025 | V |
|  | LP295x-03 ( $\pm 1 \%$ ) | 4.950 | 5.000 | 5.050 | V |
|  | LP2951-4.8 ( $\pm 1 \%$ ) | 4.802 | 4.850 | 4.899 | V |
| Output Voltage$-25^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{J}} \leq+85^{\circ} \mathrm{C}$ | LP295x-02 ( $\pm 0.5 \%$ ) | 4.950 |  | 5.050 | V |
|  | LP295x-03 ( $\pm 1 \%$ ) | 4.925 |  | 5.075 | V |
|  | LP2951-4.8 ( $\pm 1 \%$ ) | 4.777 |  | 4.872 | V |
| Output Voltage <br> Over Full Temperature Range | LP2951-01 ( $\pm 0.5 \%$ ), $-55^{\circ} \mathrm{C}$ to $+160^{\circ} \mathrm{C}$ | 4.940 |  | 5.060 | V |
|  | LP295x-02 ( $\pm 0.5 \%$ ), $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 4.940 |  | 5.060 | V |
|  | LP295x-03 ( $\pm 1 \%$ ), $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 4.900 |  | 5.100 | V |
|  | LP2951-4.8 ( $\pm 1 \%$ ), $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 4.753 |  | 4.947 | V |
| Output Voltage Over Load Variation | LP2951-01 ( $\pm 0.5 \%), 100 \mu \mathrm{~A} \leq \mathrm{I}_{\mathrm{L}} \leq 100 \mathrm{~mA}, \mathrm{~T}_{J} \leq \mathrm{T}_{\mathrm{J}(\text { max })}$ | 4.925 |  | 5.075 | V |
|  | LP295x-02 ( $\pm 0.5 \%$ ), 100 $\mu \mathrm{A} \leq \mathrm{I}_{\mathrm{L}} \leq 100 \mathrm{~mA}, \mathrm{~T}_{\mathrm{J}} \leq \mathrm{T}_{\mathrm{J}(\max )}$ | 4.930 |  | 5.070 | V |
|  | LP295x-03 ( $\pm 1 \%$ ), 100 $\mu \mathrm{A} \leq \mathrm{I}_{\mathrm{L}} \leq 100 \mathrm{~mA}, \mathrm{~T}_{\mathrm{J}} \leq \mathrm{T}_{\mathrm{J}(\max )}$ | 4.880 |  | 5.120 | V |
|  | LP2951-4.8 ( $\pm 1 \%$ ), 100 $\mathrm{A} \mathrm{A} \leq \mathrm{I}_{\mathrm{L}} \leq 100 \mathrm{~mA}, \mathrm{~T}_{\mathrm{J}} \leq \mathrm{T}_{\mathrm{J}(\max )}$ | 4.733 |  | 4.967 | V |
| Output VoltageTemperature Coefficient | LP2951-01 ( $\pm 0.5 \%$ ), Note 12 |  | 20 | 120 | ppm $/{ }^{\circ} \mathrm{C}$ |
|  | LP295x-02 ( $\pm 0.5 \%$ ), Note 12 |  | 20 | 100 | ppm $/{ }^{\circ} \mathrm{C}$ |
|  | LP295x-03 ( $\pm 1 \%$ ), Note 12 |  | 50 | 150 | ppm $/{ }^{\circ} \mathrm{C}$ |
|  | LP2951-4.8 ( $\pm 1 \%$ ), Note 12 |  | 50 | 150 | ppm $/{ }^{\circ} \mathrm{C}$ |
| Line Regulation | LP2951-01 ( $\pm 0.5 \%$ ), Notes 14, 15 |  | 0.03 | $\begin{aligned} & \hline 0.10 \\ & 0.50 \end{aligned}$ | $\begin{aligned} & \hline \% \\ & \% \end{aligned}$ |
|  | LP295x-02 ( $\pm 0.5 \%$ ), Notes 14, 15 |  | 0.03 | $\begin{aligned} & 0.10 \\ & 0.20 \end{aligned}$ | $\begin{aligned} & \hline \% \\ & \% \end{aligned}$ |
|  | LP295x-03 ( $\pm 1 \%$ ), Notes 14, 15 |  | 0.04 | $\begin{aligned} & 0.20 \\ & 0.40 \end{aligned}$ | $\begin{aligned} & \% \\ & \% \\ & \% \end{aligned}$ |
|  | LP2951-4.8 ( $\pm 1 \%$ ), Notes 14, 15 |  | 0.04 | $\begin{aligned} & 0.20 \\ & 0.40 \end{aligned}$ | $\begin{aligned} & \hline \% \\ & \% \end{aligned}$ |
| Load Regulation | LP2951-01 ( $\pm 0.5 \%$ ), Note 14, $100 \mu \mathrm{~A} \leq \mathrm{I}_{\mathrm{L}} \leq 100 \mathrm{~mA}$ |  | 0.04 | $\begin{aligned} & 0.10 \\ & 0.30 \end{aligned}$ | $\begin{aligned} & \hline \% \\ & \% \end{aligned}$ |
|  | LP295x-02 ( $\pm 0.5 \%$ ), Note $14,100 \mu \mathrm{~A} \leq \mathrm{L}$, $\leq 100 \mathrm{~mA}$ |  | 0.04 | $\begin{aligned} & 0.10 \\ & 0.20 \end{aligned}$ | $\begin{aligned} & \hline \% \\ & \% \end{aligned}$ |
|  | LP295x-03 ( $\pm 1 \%$ ), Note $14,100 \mu \mathrm{~A} \leq \mathrm{I}_{\mathrm{L}} \leq 100 \mathrm{~mA}$ |  | 0.10 | $\begin{aligned} & 0.20 \\ & 0.30 \end{aligned}$ | $\begin{aligned} & \hline \% \\ & \% \end{aligned}$ |
|  | LP2951-4.8 ( $\pm 1 \%$ ), Note $14,100 \mu \mathrm{~A} \leq \mathrm{I}_{\mathrm{L}} \leq 100 \mathrm{~mA}$ |  | 0.10 | $\begin{aligned} & 0.20 \\ & 0.30 \end{aligned}$ | $\begin{aligned} & \hline \% \\ & \% \end{aligned}$ |
| Dropout Voltage | Note 5, $\mathrm{I}_{\mathrm{L}}=100 \mu \mathrm{~A}$ |  | 50 | $\begin{gathered} 80 \\ 150 \end{gathered}$ | $\begin{aligned} & \mathrm{mV} \\ & \mathrm{mV} \end{aligned}$ |
|  | Note 5, $\mathrm{I}_{\mathrm{L}}=100 \mathrm{~mA}$ |  | 380 | $\begin{aligned} & 450 \\ & 600 \end{aligned}$ | $\begin{aligned} & \mathrm{mV} \\ & \mathrm{mV} \end{aligned}$ |
| Ground Current | $\mathrm{I}_{\mathrm{L}}=100 \mu \mathrm{~A}$ |  | 100 | $\begin{aligned} & 150 \\ & 200 \end{aligned}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
|  | $\mathrm{I}_{\mathrm{L}}=100 \mathrm{~mA}$ |  | 8 | $\begin{aligned} & 12 \\ & 14 \end{aligned}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| Dropout Current | $\mathrm{V}_{\mathrm{IN}}=4.5 \mathrm{~V}, \mathrm{I}_{\mathrm{L}}=100 \mu \mathrm{~A}$ |  | 180 | $\begin{aligned} & 250 \\ & 310 \end{aligned}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ |


| Parameter | Condition | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Current Limit | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ |  | 160 | $\begin{aligned} & 200 \\ & 220 \end{aligned}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| Thermal Regulation | Note 13 |  | 0.05 | 0.20 | \%/W |
| Output Noise | 10 Hz to $100 \mathrm{kHz}, \mathrm{C}_{\mathrm{L}}=1 \mu \mathrm{~F}$ |  | 430 |  | $\mu \mathrm{V}_{\text {RMS }}$ |
|  | 10 Hz to $100 \mathrm{kHz}, \mathrm{C}_{\mathrm{L}}=200 \mu \mathrm{~F}$ |  | 160 |  | $\mu \mathrm{V}_{\text {RMS }}$ |
|  | $10 \mathrm{~Hz} \text { to } 100 \mathrm{kHz}, \mathrm{C}_{\mathrm{L}}=3.3 \mu \mathrm{~F},$ <br> $0.01 \mu \mathrm{~F}$ bypass Feedback to Output |  | 100 |  | $\mu \mathrm{V}_{\text {RMS }}$ |
| Reference Voltage | LP2951-01 ( $\pm 0.5 \%$ ) | $\begin{aligned} & 1.220 \\ & 1.200 \end{aligned}$ | 1.235 | $\begin{aligned} & 1.250 \\ & \mathbf{1 . 2 6 0} \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
|  | LP295x-02 ( $\pm 0.5 \%$ ) | $\begin{aligned} & 1.220 \\ & 1.200 \end{aligned}$ | 1.235 | $\begin{aligned} & 1.250 \\ & 1.260 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
|  | LP295x-03 ( $\pm 1 \%$ ) | $\begin{aligned} & 1.210 \\ & 1.200 \end{aligned}$ | 1.235 | $\begin{aligned} & \hline 1.260 \\ & 1.270 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
|  | LP2951-4.8 ( $\pm 1 \%$ ) | $\begin{aligned} & 1.210 \\ & 1.200 \end{aligned}$ | 1.235 | $\begin{aligned} & \hline 1.260 \\ & 1.270 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| Reference Voltage | LP2951-01 ( $\pm 0.5 \%$ ), Note 7 | 1.190 |  | 1.270 | V |
|  | LP295x-02 ( $\pm 0.5 \%$ ), Note 7 | 1.190 |  | 1.270 | V |
|  | LP295x-03 ( $\pm 1 \%$ ), Note 7 | 1.185 |  | 1.285 | V |
|  | LP2951-4.8 ( $\pm 1 \%$ ), Note 7 | 1.185 |  | 1.285 | V |
| Feedback Bias Current |  |  | 20 | $\begin{aligned} & 40 \\ & 60 \end{aligned}$ | $\begin{aligned} & \mathrm{nA} \\ & \mathrm{nA} \end{aligned}$ |
| Reference Voltage | LP2951-01 ( $\pm 0.5 \%$ ), Note 12 |  | 20 |  | ppm $/{ }^{\circ} \mathrm{C}$ |
|  | LP295x-02 ( $\pm 0.5 \%$ ), Note 12 |  | 20 |  | ppm $/{ }^{\circ} \mathrm{C}$ |
|  | LP295x-03 ( $\pm 1 \%$ ), Note 12 |  | 50 |  | ppm $/{ }^{\circ} \mathrm{C}$ |
|  | LP2951-4.8 ( $\pm 1 \%$ ), Note 12 |  | 50 |  | ppm $/{ }^{\circ} \mathrm{C}$ |
| Feedback Bias Current Temperature Coefficient |  |  | 0.1 |  | $n A /{ }^{\circ} \mathrm{C}$ |
| Output Leakage Current | $\mathrm{V}_{\mathrm{OH}}=30 \mathrm{~V}$ |  | 0.01 | $\begin{aligned} & 1.00 \\ & 2.00 \end{aligned}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| Output Low Voltage (Flag) | $\mathrm{V}_{\mathrm{IN}}=4.5 \mathrm{~V}, \mathrm{I}_{\mathrm{OL}}=200 \mu \mathrm{~A}$ |  | 150 | $\begin{aligned} & 250 \\ & 400 \end{aligned}$ | $\begin{aligned} & \mathrm{mV} \\ & \mathrm{mV} \end{aligned}$ |
| Upper Threshold Voltage | Note 6 | $\begin{aligned} & 40 \\ & 25 \end{aligned}$ | 60 |  | $\begin{aligned} & \mathrm{mV} \\ & \mathrm{mV} \end{aligned}$ |
| Lower Threshold Voltage | Note 6 |  | 75 | $\begin{gathered} \hline 95 \\ 140 \end{gathered}$ | $\begin{aligned} & \mathrm{mV} \\ & \mathrm{mV} \end{aligned}$ |
| Hysteresis | Note 6 |  | 15 |  | mV |
| Input Logic Voltage | $\begin{aligned} & \text { LP2951-01 ( } \pm 0.5 \%) \\ & \text { Low } \\ & \text { High } \end{aligned}$ | 2.0 | 1.3 | 0.6 | V V V |
|  | $\begin{aligned} & \text { LP295x-02 ( } \pm 0.5 \%) \\ & \text { Low } \\ & \text { High } \end{aligned}$ | 2.0 | 1.3 | 0.7 | V V V |
|  | $\begin{aligned} & \text { LP295x-03 ( } \pm 1 \%) \\ & \text { Low } \\ & \text { High } \end{aligned}$ | 2.0 | 1.3 | 0.7 | V V V |
|  | $\begin{aligned} & \text { LP2951-4.8 }( \pm 1 \%) \\ & \text { Low } \\ & \text { High } \end{aligned}$ | 2.0 | 1.3 | 0.7 | V V V |


| Parameter | Condition | Min | Typ | Max | Units |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Shutdown Input Current | $\mathrm{V}_{\text {SHUTDOWN }}=2.4 \mathrm{~V}$ |  | 30 | 50 | $\mu \mathrm{~A}$ |
|  |  |  |  | 100 | $\mu \mathrm{~A}$ |
|  | $\mathrm{~V}_{\text {SHUTDOWN }}=30 \mathrm{~V}$ | 450 | 600 | $\mu \mathrm{~A}$ |  |
|  |  |  |  | 750 | $\mu \mathrm{~A}$ |
| Regulator Output Current | Note 11 |  | 3 | 10 | $\mu \mathrm{~A}$ |
| in Shutdown |  |  |  | 20 | $\mu \mathrm{~A}$ |

Note 1: Boldface limits apply at temperature extremes.
Note 2: Unless otherwise specified all limits guaranteed for $T_{J}=25^{\circ} \mathrm{C}, \mathrm{V}_{I N}=6 \mathrm{~V}, \mathrm{I}_{\mathrm{L}}=100 \mu \mathrm{~A}$ and $\mathrm{C}_{\mathrm{L}}=1 \mu \mathrm{~F}$. Additional conditions for the 8 -pin versions are Feedback tied to 5 V Tap and Output tied to Output Sense $\left(\mathrm{V}_{\text {OUT }}=5 \mathrm{~V}\right)$ and $\mathrm{V}_{\text {SHUTDOwn }} \leq 0.8 \mathrm{~V}$.
Note 3: Guaranteed and 100\% production tested.
Note 4: Guaranteed but not $100 \%$ production tested. These limits are not used to calculate outgoing AQL levels.
Note 5: Dropout voltage is defined as the input to output differential at which the output voltage drops 100 mV below its nominal value measured at 1 V differential. At very low values of programmed output voltage, the minimum input supply voltage of 2 V ( 2.3 V over temperature) must be taken into account.
Note 6: Comparator thresholds are expressed in terms of a voltage differential at the Feedback terminal below the nominal reference voltage measured at 6 V input. To express these thresholds in terms of output voltage change, multiply by the error amplifier gain $=\mathrm{V}_{\text {OUT }} / \mathrm{V}_{\text {REF }}=$ $(R 1+R 2) / R 2$. For example, at a programmed output voltage of 5 V , the Error output is guaranteed to go low when the output drops by $95 \mathrm{mV} \times 5 \mathrm{~V} / 1.235 \mathrm{~V}=384 \mathrm{mV}$. Thresholds remain constant as a percent of $\mathrm{V}_{\text {OUT }}$ as $\mathrm{V}_{\text {OUT }}$ is varied, with the dropout warning occurring at typically $5 \%$ below nominal, $7.5 \%$ guaranteed.
Note 7: $\mathrm{V}_{\text {REF }} \leq \mathrm{V}_{\text {OUT }} \leq\left(\mathrm{V}_{\text {IN }}-1 \mathrm{~V}\right), 2.3 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 30 \mathrm{~V}, 100 \mu \mathrm{~A}<\mathrm{I}_{\mathrm{L}} \leq 100 \mathrm{~mA}, \mathrm{~T}_{\mathrm{J}} \leq \mathrm{T}_{\text {JMAX }}$.
Note 8: The junction-to-ambient thermal resistance of the TO-92 package is $180^{\circ} \mathrm{C} / \mathrm{W}$ with $0.4^{\prime \prime}$ leads and $160^{\circ} \mathrm{C} / \mathrm{W}$ with $0.25^{\prime \prime}$ leads to a PC board. The thermal resistance of the 8 -pin DIP package is $105^{\circ} \mathrm{C} / \mathrm{W}$ junction-to-ambient when soldered directly to a PC board. Junction-to-ambient thermal resistance for the SOIC $(\mathrm{M})$ package is $160^{\circ} \mathrm{C} / \mathrm{W}$.
Note 9: May exceed input supply voltage.
Note 10: When used in dual-supply systems where the output terminal sees loads returned to a negative supply, the output voltage should be diodeclamped to ground.
Note 11: $\mathrm{V}_{\text {SHUTDOWN }} \geq 2 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}} \leq 30 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=0$, with Feedback pin tied to 5 V Tap.
Note 12: Output or reference voltage temperature coefficient is defined as the worst case voltage change divided by the total temperature range.
Note 13: Thermal regulation is defined as the change in output voltage at a time T after a change in power dissipation is applied, excluding load or line regulation effects. Specifications are for a 50 mA load pulse at $\mathrm{V}_{\mathrm{IN}}=30 \mathrm{~V}(1.25 \mathrm{~W}$ pulse) for $\mathrm{t}=10 \mathrm{~ms}$.

Note 14: Regulation is measured at constant junction temperature, using pulse testing with a low duty cycle. Changes in output voltage due to heating effects are covered in the specification for thermal regulation.
Note 15: Line regulation for the LP2951 is tested at $150^{\circ} \mathrm{C}$ for $\mathrm{I}_{\mathrm{L}}=1 \mathrm{~mA}$. For $\mathrm{I}_{\mathrm{L}}=100 \mu \mathrm{~A}$ and $\mathrm{T}_{J}=125^{\circ} \mathrm{C}$, line regulation is guaranteed by design to $0.2 \%$. See Typical Performance Characteristics for line regulation versus temperature and load current.

## Typical Performance Characteristics




Output Voltage vs.
Temperature of 3 Representative Units







LP2951
Error Comparator Output




LP2951


Load Transient Response


Ripple Rejection


LP2951


FEEDBACK VOLTAGE (V)


LP2951
Enable Transient


Ripple Rejection


## Typical Performance Characteristics (Continued)



## Applications Information

## External Capacitors

A $1.0 \mu \mathrm{~F}$ (or greater) capacitor is required between the LP2950/ LP2951 output and ground to prevent oscillations due to instability. Most types of tantalum or aluminum electrolytics will be adequate; film types will work, but are costly and therefore not recommended. Many aluminum electrolytics have electrolytes that freeze at about $-30^{\circ} \mathrm{C}$, so solid tantalum capacitors are recommended for operation below $-25^{\circ} \mathrm{C}$. The important parameters of the capacitor are an effective series resistance of about $5 \Omega$ or less and a resonant frequency above 500 kHz . The value of this capacitor may be increased without limit.

At lower values of output current, less output capacitance is required for output stability. The capacitor can be reduced to $0.33 \mu \mathrm{~F}$ for current below 10 mA or $0.1 \mu \mathrm{~F}$ for currents below 1 mA . Using the 8 -Pin versions at voltages below 5 V runs the error amplifier at lower gains so that more output capacitance is needed. For the worst-case situation of a 100 mA load at 1.23 V output (Output shorted to Feedback) a $3.3 \mu \mathrm{~F}$ (or greater) capacitor should be used.

The LP2950 will remain stable and in regulation with no load in addition to the internal voltage divider, unlike many other voltage regulators. This is especially important in CMOS RAM keep-alive applications. When setting the output voltage of the LP2951 version with external resistors, a minimum load of $1 \mu \mathrm{~A}$ is recommended.

A $0.1 \mu \mathrm{~F}$ capacitor should be placed from the LP2950/LP2951 input to ground if there is more than 10 inches of wire between the input and the AC filter capacitor or if a battery is used as the input.

Stray capacitance to the LP2951 Feedback terminal (pin 7) can cause instability. This may especially be a problem when using high value external resistors to set the output voltage. Adding a 100pF capacitor between Output and Feedback and increasing the output capacitor to at least $3.3 \mu \mathrm{~F}$ will remedy this.

## Error Detection Comparator Output

A logic low output will be produced by the comparator whenever the LP2951 output falls out of regulation by more than approximately $5 \%$. This figure is the comparator's built-in offset of about 60 mV divided by the 1.235 V reference voltage. (Refer to the block diagram on Page 1). This trip level remains " $5 \%$ below normal" regardless of the programmed output voltage of the LP2951. For example, the error flag trip level is typically 4.75 V for a 5 V output or 11.4 V for a 12 V output. The out of regulation condition may be due either to low input voltage, current limiting, or thermal limiting.
Figure 1 is a timing diagram depicting the $\overline{E R R O R}$ signal and the regulated output voltage as the LP2951 input is ramped up and down. The ERROR signal becomes valid (low) at about 1.3 V input. It goes high at about 5 V input (the input voltage at
which $\mathrm{V}_{\text {OUT }}=4.75 \mathrm{~V}$ ). Since the LP2951's dropout voltage is load-dependent (see curve in Typical Performance Characteristics), the input voltage trip point (about 5 V ) will vary with the load current. The output voltage trip point (approximately 4.75 V ) does not vary with load.

The error comparator has an open-collector output which requires an external pull-up resistor. Depending on system requirements, this resistor may be returned to the 5 V output or some other supply voltage. In determining a value for this resistor, note that while the output is rated to sink $400 \mu \mathrm{~A}$, this sink current adds to battery drain in a low battery condition. Suggested values range from 100 k to $1 \mathrm{M} \Omega$. The resistor is not required if this output is unused.

## Programming the Output Voltage (LP2951)

The LP2951 may be pin-strapped for 5V using its internal voltage divider by tying Pin 1 (output) to Pin 2 (SENSE) and Pin 7 (FEEDBACK) to Pin 6 (5V TAP). Alternatively, it may be programmed for any output voltage between its 1.235 V reference and its 30 V maximum rating. An external pair of resistors is required, as shown in Figure 2.

The complete equation for the output voltage is

$$
\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {REF }} \times\left\{1+\mathrm{R}_{1} / \mathrm{R}_{2}\right\}+\mathrm{I}_{\mathrm{FB}} \mathrm{R}_{2}
$$

where $\mathrm{V}_{\text {REF }}$ is the nominal 1.235 reference voltage and $\mathrm{I}_{\text {FB }}$ is the feedback pin bias current, nominally 20 nA . The minimum recommended load current of $1 \mu \mathrm{~A}$ forces an upper limit of 1.2 $M \Omega$ on the value of $R_{2}$, if the regulator must work with no load (a condition often found in CMOS in standby), $I_{F B}$ will produce a $2 \%$ typical error in $\mathrm{V}_{\text {Out }}$ which may be eliminated at room temperature by trimming $\mathrm{R}_{1}$. For better accuracy, choosing $R_{2}=100 \mathrm{k} \Omega$ reduces this error to $0.17 \%$ while increasing the resistor program current to $12 \mu \mathrm{~A}$. Since the LP2951 typically draws $60 \mu \mathrm{~A}$ at no load with Pin 2 open-circuited, this is a small price to pay.

## Reducing Output Noise

In reference applications it may be advantageous to reduce the AC noise present at the output. One method is to reduce the regulator bandwidth by increasing the size of the output capacitor. This is the only method by which noise can be reduced on the 3 lead LP2950 and is relatively inefficient, as increasing the capacitor from $1 \mu \mathrm{~F}$ to $220 \mu \mathrm{~F}$ only decreases the noise from $430 \mu \mathrm{~V}$ to $160 \mu \mathrm{~V}$ rms for a 100 kHz bandwidth at 5 V output.

Noise can be reduced fourfold by a bypass capacitor across $R_{1}$, since it reduces the high frequency gain from 4 to unity. Pick

$$
\mathrm{C}_{\text {BYPASS }} \cong \frac{1}{2 \pi \mathrm{R}_{1} \cdot 200 \mathrm{~Hz}}
$$

or about $0.01 \mu \mathrm{~F}$. When doing this, the output capacitor must be increased to $3.3 \mu \mathrm{~F}$ to maintain stability. These changes reduce the output noise from $430 \mu \mathrm{~V}$ to $100 \mu \mathrm{~V}$ rms for a 100 kHz bandwidth at 5 V output. With the bypass capacitor added, noise no longer scales with output voltage so that improvements are more dramatic at higher output voltages.


* SEE APPLICATIONS INFORMATION

Figure 1. ERROR Output Timing

## Typical Applications



Wide Input Voltage Range Current Limiter


Figure 2. Adjustable Regulator


5 V Regulator with 2.5 V Sleep Function



5 Volt Current Limiter
*MINIMUM INPUT-OUTPUT VOLTAGE RANGES FROM 40mV TO 400mV, DEPENDING ON LOAD CURRENT.

## Low Drift Current Source



## Regulator with Early Warning and Auxiliary Output

-EARLY WARNING FLAG ON LOW INPUT VOLTAGE

- MAIN OUTPUT LATCHES OFF AT LOWER INPUT VOLTAGES
-BATTERY BACKUP ON AUXILIARY OUTPUT
OPERATION: REG. \#1'S $\mathrm{V}_{\text {OUT }}$ IS PROGRAMMED ONE DIODE DROP ABOVE 5 V . ITS ERROR FLAG BECOMES ACTIVE WHEN $\mathrm{V}_{\text {IN }} \leq 5.7 \mathrm{~V}$. WHEN $\mathrm{V}_{\text {IN }}$ DROPS BELOW 5.3 V , THE ERROR FLAG OF REG. \#2 BECOMES ACTIVE AND VIA Q1 LATCHES THE MAIN OUTPUT OFF. WHEN V ${ }_{\text {IN }}$ AGAIN EXCEEDS 5.7 V REG. \#1 IS BACK IN REGULATION AND THE EARLY WARNING SIGNAL RISES, UNLATCHING REG. \#2 VIA D3.


Latch Off When Error Flag Occurs


Open Circuit Detector for 4 mA to 20 mA Current Loop


Regulator with State-of-Charge Indicator


## Low Battery Disconnect

For values shown, Regulator shuts down when $\mathrm{V}_{\mathrm{IN}}<5.5 \mathrm{~V}$ and turns on again at 6.0 V . Current drain in disconnected mode is $150 \mu \mathrm{~A}$.


LM34 for $125^{\circ}$ F Shutdown LM35 for $125^{\circ} \mathrm{C}$ Shutdown

System Over Temperature Protection Circuit



## General Description

The MIC2950 and MIC2951 are "bulletproof" micropower voltage regulators with very low dropout voltage (typically 40 mV at light loads and 250 mV at 100 mA ), and very low quiescent current. Like their predecessors, the LP2950 and LP2951, the quiescent current of the MIC2950/MIC2951 increases only slightly in dropout, thus prolonging battery life. The MIC2950/MIC2951 are pin for pin compatible with the LP2950/LP2951, but offer lower dropout, lower quiescent current, reverse battery, and automotive load dump protection.
The key additional features and protection offered include higher output current $(150 \mathrm{~mA})$, positive transient protection for up to 60 V (load dump), and the ability to survive an unregulated input voltage transient of -20 V below ground (reverse battery).
The plastic DIP and SOIC versions offer additional system functions such as programmable output voltage and logic controlled shutdown. The 3 -pin TO-92 MIC2950 is pincompatible with the older 5 V regulators.
These system functions also include an error flag output that warns of a low output voltage, which is often due to failing batteries on the input. This may also be used as a power-on reset. A logic-compatible shutdown input is also available which enables the regulator to be switched on and off. This part may also be pin-strapped for a 5 V output, or programmed from 1.24 V to 29 V with the use of two external resistors.

## Features

- High accuracy $3.3,4.85$, or 5 V , guaranteed 150 mA output
- Extremely low quiescent current
- Low-dropout voltage
- Extremely tight load and line regulation
- Very low temperature coefficient
- Use as regulator or reference
- Needs only $1.5 \mu \mathrm{~F}$ for stability
- Current and thermal limiting
- Unregulated DC input can withstand-20V reverse battery and +60 V positive transients
- Error flag warns of output dropout (MIC2951)
- Logic-controlled electronic shutdown (MIC2951)
- Output programmable from 1.24 V to 29 V (MIC2951)


## Applications

- Automotive Electronics
- Battery Powered Equipment
- Cellular Telephones
- SMPS Post-Regulator
- Voltage Reference
- Avionics
- High Efficiency Linear Power Supplies


## Block Diagram



The MIC2950 is available as either an -05 or -06 version. The -05 and -06 versions are guaranteed for junction temperatures from $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$; the -05 version has a tighter output and reference voltage specification range over temperature. The MIC2951 is available as an -01, -02 , or -03 version. The -01 version is guaranteed for junction temperatures from $-55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$, and has slightly different specifications limits over the full operating temperature range.

The MIC2950 and MIC2951 have a tight initial tolerance ( $0.5 \%$ typical), a very low output voltage temperature coefficient which allows use as a low-power voltage reference, and extremely good load and line regulation ( $0.04 \%$ typical). This greatly reduces the error in the overall circuit, and is the result of careful design techniques and process control.

## Ordering Information

| Part Number |
| :--- |
| Voltage |
| Accuracy |
| MIC2950-05BZ 5.0 V $0.5 \%$ $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ Package <br> MIC2950-06BZ 5.0 V $1.0 \%$ $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ TO-92 <br> MIC2951-02BM 5.0 V $0.5 \%$ $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ 8-pin SOIC <br> MIC2951-03BM 5.0 V $1.0 \%$ $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ 8-pin SOIC <br> MIC2951-02BN 5.0 V $0.5 \%$ $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ 8-pin plastic DIP <br> MIC2951-03BN 5.0 V $1.0 \%$ $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ 8-pin plastic DIP <br> MIC2951-03BMM 5.0 V $1.0 \%$ $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ 8-lead MM8 ${ }^{\text {TM }}$ <br> MIC2951-3.3BM 3.3 V $1.0 \%$ $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ 8-pin SOIC <br> MIC2951-4.8BM 4.85 V $1.0 \%$ $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ 8-pin SOIC |

* junction temperature


## Pin Configuration



TO-92 (Z) (Bottom View)
DIP (N), SOIC (M), MM8 ${ }^{\text {TM }}$ (MM) (Top View)

## Pin Description

| Pin \# <br> MIC2950 | Pin \# <br> MIC2951 | Pin Name | Pin Function |
| :---: | :---: | :--- | :--- |
| 3 | 1 | OUT | Regulated Output |
|  | 2 | SNS | Sense (Input): Output-voltage sensing end of internal voltage divider for <br> fixed 5V operation. Not used in adjustable configuration. |
|  | 3 | SHDN | Shutdown/Enable (Input): TTL compatible input. High = shutdown, <br> low or open = enable. |
| 2 | 4 | GND | Ground |
|  | 5 | ERR | Error Flag (Output): Active low, open-collector output (low = error, <br> floating = normal). |
|  | 6 | TAP | 3.3V/4.85/5V Tap: Output of internal voltage divider when the regulator is <br> configured for fixed operation. Not used in adjustable configuration. |
| 1 | 8 | IN | Feedback (Input): 1.235V feedback from internal voltage divider's TAP (for <br> fixed operation) or external resistor network (adjustable configuration). |

## Absolute Maximum Ratings

Input Suppy Voltage $\left(\mathrm{V}_{\text {IN }}\right)$ Note 2 .................. -20 V to +60 V
Feedback Input Voltage ( $\mathrm{V}_{\mathrm{FB}}$ ) Note 3, $4 \ldots . . .-1.5 \mathrm{~V}$ to +26 V
Shutdown Input Voltage (V $\mathrm{V}_{\text {SHDN }}$ ) Note $3 \ldots . .-0.3 \mathrm{~V}$ to +30 V
Power Dissipation $\left(\mathrm{P}_{\mathrm{D}}\right)$ Note 1
Storage Temperature $\qquad$ Internally Limited

Lead Temperature (soldering, 5 sec .) $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Temperature (soldering, 5 sec.) ....................... $260^{\circ} \mathrm{C}$

## Operating Ratings

```
Input Supply Voltage (V ( 
Junction Temperature (TJ) .................................. Note 1
MIC2951-01 .................................... }-5\mp@subsup{5}{}{\circ}\textrm{C}\mathrm{ to +150}\mp@subsup{}{}{\circ}\textrm{C
MIC2950-05/MIC2950-06 ................... -40 % to +125 ' C
MIC2951-02/MIC2950-03 ................... -40 % to +125 ' C
```

Electrical Characteristics Note 5, $6 \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ except as noted.

| Parameter | Condition | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Output Voltage$\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$ | MIC2951-01 ( $\pm 0.5 \%$ ) | 4.975 | 5.000 | 5.025 | V |
|  | MIC295x-02/-05 ( $\pm 0.5 \%$ ) | 4.975 | 5.000 | 5.025 | V |
|  | MIC295x-03/-06 ( $\pm 1 \%$ ) | 4.950 | 5.000 | 5.050 | V |
|  | MIC2951-3.3 ( $\pm 1 \%$ ) | 3.267 | 3.300 | 3.333 | V |
|  | MIC2951-4.8 ( $\pm 1 \%$ ) | 4.802 | 4.850 | 4.899 | V |
| Output Voltage$-25^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{J}} \leq+85^{\circ} \mathrm{C}$ | MIC295x-02/-05 ( $\pm 0.5 \%$ ) | 4.950 |  | 5.050 | V |
|  | MIC295x-03/-06 ( $\pm 1 \%$ ) | 4.925 |  | 5.075 | V |
|  | MIC2951-3.3 ( $\pm 1 \%$ ) | 3.251 |  | 3.350 | V |
|  | MIC2951-4.8 ( $\pm 1 \%$ ) | 4.777 |  | 4.872 | V |
| Output Voltage <br> Over Full Temperature Range | MIC2951-01 ( $\pm 0.5 \%$ ), $-55^{\circ} \mathrm{C}$ to $+160^{\circ} \mathrm{C}$ | 4.940 |  | 5.060 | V |
|  | MIC295x-02/-05 ( $\pm 0.5 \%$ ), $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 4.940 |  | 5.060 | V |
|  | MIC295x-03/-06 ( $\pm 1 \%$ ), $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 4.900 |  | 5.100 | V |
|  | MIC2951-3.3 ( $\pm 1 \%$ ), $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 3.234 |  | 3.366 | V |
|  | MIC2951-4.8 ( $\pm 1 \%$ ), $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 4.753 |  | 4.947 | V |
| Output Voltage Over Load Variation | MIC2951-01 ( $\pm 0.5 \%$ ), 100 $\mathrm{A} \leq \mathrm{I}_{\mathrm{L}} \leq 150 \mathrm{~mA}, \mathrm{~T}_{\mathrm{J}} \leq \mathrm{T}_{\mathrm{J}(\max )}$ | 4.925 |  | 5.075 | V |
|  | MIC295x-02/-05 ( $\pm 0.5 \%$ ), 100 $/$ A $\leq \mathrm{I}_{\mathrm{L}} \leq 150 \mathrm{~mA}, \mathrm{~T}_{\mathrm{J}} \leq \mathrm{T}_{\mathrm{J}(\max )}$ | 4.930 |  | 5.070 | V |
|  | MIC295x-03/-06 ( $\pm 1 \%$ ), 100 $\mu \mathrm{A} \leq \mathrm{I}_{\mathrm{L}} \leq 150 \mathrm{~mA}, \mathrm{~T}_{J} \leq \mathrm{T}_{\mathrm{J}(\text { max }}$ | 4.880 |  | 5.120 | V |
|  | MIC2951-3.3 ( $\pm 1 \%$ ), 100 $\mu \mathrm{A} \leq \mathrm{I}_{\mathrm{L}} \leq 150 \mathrm{~mA}, \mathrm{~T}_{J} \leq \mathrm{T}_{\mathrm{J}(\max )}$ | 3.221 |  | 3.379 | V |
|  | MIC2951-4.8 ( $\pm 1 \%$ ), 100 $\mu \mathrm{A} \leq \mathrm{I}_{\mathrm{L}} \leq 150 \mathrm{~mA}, \mathrm{~T}_{\mathrm{J}} \leq \mathrm{T}_{\mathrm{J}(\max )}$ | 4.733 |  | 4.967 | V |
| Output Voltage <br> Temperature Coefficient | MIC2951-01 ( $\pm 0.5 \%$ ), Note 7 |  | 20 | 120 | ppm $/{ }^{\circ} \mathrm{C}$ |
|  | MIC295x-02/-05 ( $\pm 0.5 \%$ ), Note 7 |  | 20 | 100 | ppm $/{ }^{\circ} \mathrm{C}$ |
|  | MIC295x-03/-06 ( $\pm 1 \%$ ), Note 7 |  | 50 | 150 | ppm $/{ }^{\circ} \mathrm{C}$ |
|  | MIC2951-3.3 ( $\pm 1 \%$ ), Note 7 |  | 50 | 150 | ppm $/{ }^{\circ} \mathrm{C}$ |
|  | MIC2951-4.8 ( $\pm 1 \%$ ), Note 7 |  | 50 | 150 | ppm $/{ }^{\circ} \mathrm{C}$ |
| Line Regulation | MIC2951-01 ( $\pm 0.5 \%$ ), Note 8, 9 |  | 0.03 | $\begin{aligned} & 0.10 \\ & 0.50 \end{aligned}$ | $\begin{aligned} & \% \\ & \% \end{aligned}$ |
|  | MIC295x-02/-05 ( $\pm 0.5 \%$ ), Note 8, 9 |  | 0.03 | $\begin{aligned} & 0.10 \\ & 0.20 \end{aligned}$ | $\begin{aligned} & \hline \% \\ & \% \end{aligned}$ |
|  | MIC295x-03/-06 ( $\pm 1 \%$ ), Note 8, 9 |  | 0.04 | $\begin{aligned} & 0.20 \\ & 0.40 \end{aligned}$ | $\begin{aligned} & \% \\ & \% \end{aligned}$ |
|  | MIC2951-3.3 ( $\pm 1 \%$ ), Note 8, 9 |  | 0.04 | $\begin{aligned} & 0.20 \\ & 0.40 \end{aligned}$ | $\begin{aligned} & \% \\ & \% \end{aligned}$ |
|  | MIC2951-4.8 ( $\pm 1 \%$ ), Note 8, 9 |  | 0.04 | $\begin{aligned} & 0.20 \\ & 0.40 \end{aligned}$ | $\begin{aligned} & \% \\ & \% \end{aligned}$ |


| Parameter | Condition | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Load Regulation | MIC2951-01 ( $\pm 0.5 \%$ ), 100 A A $\leq \mathrm{I}_{\mathrm{L}} \leq 150 \mathrm{~mA}$, Note 8 |  | 0.04 | $\begin{aligned} & 0.10 \\ & 0.30 \end{aligned}$ | $\begin{aligned} & \% \\ & \% \end{aligned}$ |
|  | MIC295x-02/-05 ( $\pm 0.5 \%$ ), 100 $\mu \mathrm{A} \leq \mathrm{I}_{\mathrm{L}} \leq 150 \mathrm{~mA}$, Note 8 |  | 0.04 | $\begin{aligned} & 0.10 \\ & 0.20 \end{aligned}$ | $\begin{aligned} & \hline \% \\ & \% \end{aligned}$ |
|  | MIC295x-03/-06 ( $\pm 1 \%$ ), 100 $\mu \mathrm{A} \leq \mathrm{I}_{\mathrm{L}} \leq 150 \mathrm{~mA}$, Note 8 |  | 0.10 | $\begin{aligned} & 0.20 \\ & 0.30 \end{aligned}$ | $\begin{aligned} & \hline \% \\ & \% \end{aligned}$ |
|  | MIC2951-3.3 ( $\pm 1 \%$ ), 100 $\mu \mathrm{A} \leq \mathrm{I}_{\mathrm{L}} \leq 150 \mathrm{~mA}$, Note 8 |  | 0.10 | $\begin{aligned} & 0.20 \\ & 0.30 \end{aligned}$ | $\begin{aligned} & \hline \% \\ & \% \end{aligned}$ |
|  | MIC2951-4.8 ( $\pm 1 \%$ ), 100 $\mu \mathrm{A} \leq \mathrm{I}_{\mathrm{L}} \leq 150 \mathrm{~mA}$, Note 8 |  | 0.10 | $\begin{aligned} & 0.20 \\ & 0.30 \end{aligned}$ | $\begin{aligned} & \hline \% \\ & \% \end{aligned}$ |
| Dropout Voltage | MIC2951-01/-02/-03/-05/-06, $\mathrm{I}_{\mathrm{L}}=100 \mu \mathrm{~A}$, Note 10 |  | 40 | $\begin{gathered} 80 \\ 140 \end{gathered}$ | $\begin{aligned} & \mathrm{mV} \\ & \mathrm{mV} \end{aligned}$ |
|  | MIC2951-01/-02/-03/-05/-06, $\mathrm{I}_{\mathrm{L}}=100 \mathrm{~mA}$, Note 10 |  | 250 | 300 | mV |
|  | MIC2951-01/-02/-03/-05/-06, $\mathrm{I}_{\mathrm{L}}=150 \mathrm{~mA}$, Note 10 |  | 300 | $\begin{aligned} & 450 \\ & 600 \end{aligned}$ | $\begin{aligned} & \mathrm{mV} \\ & \mathrm{mV} \end{aligned}$ |
|  | MIC2951-3.3 ( $\pm 1 \%$ ), $\mathrm{I}_{\mathrm{L}}=100 \mu \mathrm{~A}$, Note 10 |  | 40 | $\begin{gathered} 80 \\ 150 \end{gathered}$ | $\begin{aligned} & \mathrm{mV} \\ & \mathrm{mV} \end{aligned}$ |
|  | MIC2951-3.3 ( $\pm 1 \%$ ), $\mathrm{I}_{\mathrm{L}}=100 \mathrm{~mA}$, Note 10 |  | 250 | 350 | mV |
|  | MIC2951-3.3 ( $\pm 1 \%$ ), $\mathrm{I}_{\mathrm{L}}=150 \mathrm{~mA}$, Note 10 |  | 320 | $\begin{aligned} & 450 \\ & 600 \end{aligned}$ | $\begin{aligned} & \mathrm{mV} \\ & \mathrm{mV} \end{aligned}$ |
|  | MIC2951-4.8 ( $\pm 1 \%$ ), $\mathrm{I}_{\mathrm{L}}=100 \mu \mathrm{~A}$, Note 10 |  | 40 | $\begin{gathered} 80 \\ 140 \end{gathered}$ | $\begin{aligned} & \mathrm{mV} \\ & \mathrm{mV} \end{aligned}$ |
|  | MIC2951-4.8 ( $\pm 1 \%$ ), $\mathrm{L}_{\mathrm{L}}=100 \mathrm{~mA}$, Note 10 |  | 250 | 300 | mV |
|  | MIC2951-4.8 ( $\pm 1 \%$ ), $\mathrm{L}_{\mathrm{L}}=150 \mathrm{~mA}$, Note 10 |  | 300 | $\begin{aligned} & 450 \\ & 600 \end{aligned}$ | $\begin{aligned} & \mathrm{mV} \\ & \mathrm{mV} \end{aligned}$ |
| Ground Current | MIC2951-01/-02/-03/-05/-06, $\mathrm{I}_{\mathrm{L}}=100 \mu \mathrm{~A}$ |  | 120 | $\begin{aligned} & 180 \\ & 300 \end{aligned}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ |
|  | MIC2951-01/-02/-03/-05/-06, $\mathrm{I}_{\mathrm{L}}=100 \mathrm{~mA}$ |  | 1.7 | $\begin{aligned} & 2.5 \\ & 3.5 \end{aligned}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
|  | MIC2951-01/-02/-03/-05/-06, $\mathrm{I}_{\mathrm{L}}=150 \mathrm{~mA}$ |  | 4 | $\begin{aligned} & 6 \\ & 8 \end{aligned}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
|  | MIC2951-3.3 ( $\pm 1 \%$ ), $\mathrm{I}_{\mathrm{L}}=100 \mu \mathrm{~A}$ |  | 100 | $\begin{aligned} & 180 \\ & 300 \end{aligned}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
|  | MIC2951-3.3 ( $\pm 1 \%$ ), $\mathrm{I}_{\mathrm{L}}=100 \mathrm{~mA}$ |  | 1.7 | 2.5 | mA |
|  | MIC2951-3.3 ( $\pm 1 \%$ ), $\mathrm{I}_{\mathrm{L}}=150 \mathrm{~mA}$ |  | 4 | $\begin{gathered} 6 \\ 10 \end{gathered}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
|  | MIC2951-4.8 ( $\pm 1 \%$ ), $\mathrm{I}_{\mathrm{L}}=100 \mu \mathrm{~A}$ |  | 120 | $\begin{aligned} & 180 \\ & 300 \end{aligned}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ |
|  | MIC2951-4.8 ( $\pm 1 \%$ ), $\mathrm{I}_{\mathrm{L}}=100 \mathrm{~mA}$ |  | 1.7 | $\begin{aligned} & 2.5 \\ & 3.5 \end{aligned}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
|  | MIC2951-4.8 ( $\pm 1 \%$ ), $\mathrm{I}_{\mathrm{L}}=150 \mathrm{~mA}$ |  | 4 | $\begin{aligned} & 6 \\ & 8 \end{aligned}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| Dropout Ground Current | MIC2951-01 ( $\pm 0.5 \%$ ), $\mathrm{V}_{\mathrm{IN}}=4.5 \mathrm{~V}, \mathrm{I}_{\mathrm{L}}=100 \mu \mathrm{~A}$ |  | 280 | 400 | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ |
|  | MIC295x-02/-03/-05/-06 ( $\pm 0.5 \%$ ), $\mathrm{V}_{\text {IN }}=4.5 \mathrm{~V}, \mathrm{I}_{\mathrm{L}}=100 \mu \mathrm{~A}$ |  | 280 | $\begin{aligned} & \hline 350 \\ & 400 \\ & \hline \end{aligned}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
|  | MIC2951-3.3 ( $\pm 1 \%$ ), $\mathrm{V}_{\mathrm{IN}}=3.0 \mathrm{~V}, \mathrm{I}_{\mathrm{L}}=100 \mu \mathrm{~A}$ |  | 150 | $\begin{aligned} & 350 \\ & 400 \end{aligned}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
|  | MIC295x-4.8 ( $\pm 1 \%$ ), $\mathrm{V}_{\mathrm{IN}}=4.3 \mathrm{~V}, \mathrm{I}_{\mathrm{L}}=100 \mu \mathrm{~A}$ |  | 280 | $\begin{aligned} & 350 \\ & 400 \end{aligned}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ |


| Parameter | Condition | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Current Limit | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ |  | 240 | $\begin{aligned} & 300 \\ & 350 \end{aligned}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| Thermal Regulation | Note 11 |  | 0.05 | 0.20 | \%/W |
| Output Noise | 10 Hz to $100 \mathrm{kHz}, \mathrm{C}_{\mathrm{L}}=1.5 \mu \mathrm{~F}$ |  | 430 |  | $\mu \mathrm{V}_{\text {RMS }}$ |
|  | 10 Hz to $100 \mathrm{kHz}, \mathrm{C}_{\mathrm{L}}=200 \mu \mathrm{~F}$ |  | 160 |  | $\mu \mathrm{V}_{\text {RMS }}$ |
|  | 10 Hz to $100 \mathrm{kHz}, \mathrm{C}_{\mathrm{L}}=3.3 \mu \mathrm{~F}$, <br> $0.01 \mu \mathrm{~F}$ bypass Feedback to Output |  | 100 |  | $\mu \mathrm{V}_{\text {RMS }}$ |
| Reference Voltage | MIC2951-01 ( $\pm 0.5 \%$ ) | $\begin{aligned} & 1.220 \\ & 1.200 \end{aligned}$ | 1.235 | $\begin{aligned} & 1.250 \\ & 1.260 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
|  | MIC295x-02/-05 ( $\pm 0.5 \%$ ) | $\begin{aligned} & 1.220 \\ & 1.200 \end{aligned}$ | 1.235 | $\begin{aligned} & 1.250 \\ & 1.260 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
|  | MIC295x-03/-06 ( $\pm 1 \%$ ) | $\begin{aligned} & 1.210 \\ & 1.200 \end{aligned}$ | 1.235 | $\begin{aligned} & 1.260 \\ & 1.270 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
|  | MIC2951-3.3 ( $\pm 1 \%$ ) | $\begin{aligned} & 1.210 \\ & 1.200 \end{aligned}$ | 1.235 | $\begin{aligned} & 1.260 \\ & 1.270 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
|  | MIC2951-4.8 ( $\pm 1 \%$ ) | $\begin{aligned} & 1.210 \\ & 1.200 \end{aligned}$ | 1.235 | $\begin{aligned} & 1.260 \\ & 1.270 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| Reference Voltage | MIC2951-01 ( $\pm 0.5 \%$ ), Note 12 | 1.190 |  | 1.270 | V |
|  | MIC295x-02/-05 ( $\pm 0.5 \%$ ), Note 12 | 1.190 |  | 1.270 | V |
|  | MIC295x-03/-06 ( $\pm 1 \%$ ), Note 12 | 1.185 |  | 1.285 | V |
|  | MIC2951-3.3 ( $\pm 1 \%$ ), Note 12 | 1.185 |  | 1.285 | V |
|  | MIC2951-4.8 ( $\pm 1 \%$ ), Note 12 | 1.185 |  | 1.285 | V |
| Feedback Bias Current |  |  | 20 | $\begin{aligned} & 40 \\ & 60 \end{aligned}$ | $\begin{aligned} & \mathrm{nA} \\ & \mathrm{nA} \end{aligned}$ |
| Reference Voltage <br> Temperature Coefficient | MIC2951-01 ( $\pm 0.5 \%$ ), Note 7 |  | 20 |  | ppm $/{ }^{\circ} \mathrm{C}$ |
|  | MIC295x-02/-05 ( $\pm 0.5 \%$ ), Note 7 |  | 20 |  | ppm $/{ }^{\circ} \mathrm{C}$ |
|  | MIC295x-03/-06 ( $\pm 1 \%$ ), Note 7 |  | 50 |  | ppm $/{ }^{\circ} \mathrm{C}$ |
|  | MIC2951-3.3 ( $\pm 1 \%$ ), Note 7 |  | 50 |  | ppm $/{ }^{\circ} \mathrm{C}$ |
|  | MIC2951-4.8 ( $\pm 1 \%$ ), Note 7 |  | 50 |  | ppm $/{ }^{\circ} \mathrm{C}$ |
| Feedback Bias Current Temperature Coefficient |  |  | 0.1 |  | $n \mathrm{~A} /{ }^{\circ} \mathrm{C}$ |
| Error Comparator (Flag) Output Leakage Current | $\mathrm{V}_{\mathrm{OH}}=30 \mathrm{~V}$ |  | 0.01 | $\begin{aligned} & 1.00 \\ & 2.00 \end{aligned}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| Error Comparator (Flag) Output Low Voltage | $\mathrm{V}_{\mathrm{IN}}=4.5 \mathrm{~V}, \mathrm{I}_{\mathrm{OL}}=200 \mu \mathrm{~A}$ |  | 150 | $\begin{aligned} & 250 \\ & 400 \end{aligned}$ | $\begin{aligned} & \mathrm{mV} \\ & \mathrm{mV} \end{aligned}$ |
| Error Comparator <br> Upper Threshold Voltage | Note 13 | $\begin{aligned} & 40 \\ & 25 \end{aligned}$ | 60 |  | $\begin{aligned} & \mathrm{mV} \\ & \mathrm{mV} \end{aligned}$ |
| Error Comparator Lower Threshold Voltage | Note 13 |  | 75 | $\begin{gathered} \hline 95 \\ 140 \\ \hline \end{gathered}$ | $\begin{aligned} & \mathrm{mV} \\ & \mathrm{mV} \end{aligned}$ |
| Error Comparator Hysteresis | Note 13 |  | 15 |  | mV |


| Parameter | Condition | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Shutdown Input Logic Voltage | $\begin{aligned} & \text { MIC2951-01 ( } \pm 0.5 \%) \\ & \text { Low } \\ & \text { High } \end{aligned}$ | 2.0 | 1.3 | 0.6 | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \end{aligned}$ |
|  | $\begin{aligned} & \text { MIC295x-02/-05 ( } \pm 0.5 \%) \\ & \text { Low } \\ & \text { High } \end{aligned}$ | 2.0 | 1.3 | 0.7 | V V V |
|  | $\begin{aligned} & \text { MIC295x-03/-06 ( } \pm 1 \%) \\ & \text { Low } \\ & \text { High } \\ & \hline \end{aligned}$ | 2.0 | 1.3 | 0.7 | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \end{aligned}$ |
|  | $\begin{aligned} & \text { MIC2951-3.3 }( \pm 1 \%) \\ & \text { Low } \\ & \text { High } \end{aligned}$ | 2.0 | 1.3 | 0.7 | V V V |
|  | $\begin{aligned} & \text { MIC2951-4.8 ( } \pm 1 \%) \\ & \text { Low } \\ & \text { High } \\ & \hline \end{aligned}$ | 2.0 | 1.3 | 0.7 | V V V |
| Shutdown Input Current | $\mathrm{V}_{\text {SHUTDOWN }}=2.4 \mathrm{~V}$ |  | 30 | $\begin{gathered} 50 \\ 100 \end{gathered}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
|  | $\mathrm{V}_{\text {SHUTDOWN }}=30 \mathrm{~V}$ |  | 450 | $\begin{aligned} & 600 \\ & 750 \end{aligned}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| Regulator Output Current in Shutdown | Note 4 |  | 3 | $\begin{aligned} & 10 \\ & 20 \end{aligned}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ |

General Note: Devices are ESD protected; however, handling precautions are recommended.
Note 1: The junction-to-ambient thermal resistance of the TO-92 package is $180^{\circ} \mathrm{C} / \mathrm{W}$ with $0.4^{\prime \prime}$ leads and $160^{\circ} \mathrm{C} / \mathrm{W}$ with $0.25^{\prime \prime}$ leads to a PC board.
The thermal resistance of the 8 -pin DIP package is $105^{\circ} \mathrm{C} / \mathrm{W}$ junction-to-ambient when soldered directly to a PC board. Junction-to-ambient thermal resistance for the SOIC (M) package is $160^{\circ} \mathrm{C} / \mathrm{W}$. Junction-to-ambient thermal resistance for the MM8 ${ }^{\mathrm{TM}}$ (MM) is $250^{\circ} \mathrm{C} / \mathrm{W}$.
Note 2: The maximum positive supply voltage of 60 V must be of limited duration ( $\leq 100 \mathrm{~ms}$ ) and duty cycle ( $\leq 1 \%$ ). The maximum continuous supply voltage is 30 V .
Note 3: When used in dual-supply systems where the output terminal sees loads returned to a negative supply, the output voltage should be diodeclamped to ground.
Note 4: $\mathrm{V}_{\text {SHUTDOWN }} \geq 2 \mathrm{~V}, \mathrm{~V}_{\text {IN }} \leq 30 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=0$, with Feedback pin tied to 5 V Tap.
Note 5: Boldface limits apply at temperature extremes.
Note 6: Unless otherwise specified all limits guaranteed for $T_{J}=25^{\circ} \mathrm{C}, \mathrm{V}_{I N}=6 \mathrm{~V}, \mathrm{I}_{\mathrm{L}}=100 \mu \mathrm{~A}$ and $\mathrm{C}_{\mathrm{L}}=1 \mu \mathrm{~F}$. Additional conditions for the 8-pin versions are Feedback tied to 5 V Tap and Output tied to Output Sense ( $\mathrm{V}_{\text {OUT }}=5 \mathrm{~V}$ ) and $\mathrm{V}_{\text {SHUTDOWN }} \leq 0.8 \mathrm{~V}$.
Note 7: Output or reference voltage temperature coefficient is defined as the worst case voltage change divided by the total temperature range.
Note 8: Regulation is measured at constant junction temperature, using pulse testing with a low duty cycle. Changes in output voltage due to heating effects are covered in the specification for thermal regulation.
Note 9: Line regulation for the MIC2951 is tested at $150^{\circ} \mathrm{C}$ for $\mathrm{I}_{\mathrm{L}}=1 \mathrm{~mA}$. For $\mathrm{I}_{\mathrm{L}}=100 \mu \mathrm{~A}$ and $\mathrm{T}_{J}=125^{\circ} \mathrm{C}$, line regulation is guaranteed by design to $0.2 \%$. See Typical Performance Characteristics for line regulation versus temperature and load current.
Note 10: Dropout voltage is defined as the input to output differential at which the output voltage drops 100 mV below its nominal value measured at 1 V differential. At very low values of programmed output voltage, the minimum input supply voltage of $2 \mathrm{~V}(2.3 \mathrm{~V}$ over temperature) must be taken into account.
Note 11: Thermal regulation is defined as the change in output voltage at a time $T$ after a change in power dissipation is applied, excluding load or line regulation effects. Specifications are for a 50 mA load pulse at $\mathrm{V}_{\mathrm{IN}}=30 \mathrm{~V}$ ( 1.25 W pulse) for $\mathrm{t}=10 \mathrm{~ms}$.
Note 12: $\mathrm{V}_{\text {REF }} \leq \mathrm{V}_{\text {OUT }} \leq\left(\mathrm{V}_{\text {IN }}-1 \mathrm{~V}\right), 2.3 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 30 \mathrm{~V}, 100 \mu \mathrm{~A}<\mathrm{I}_{\mathrm{L}} \leq 150 \mathrm{~mA}, \mathrm{~T}_{\mathrm{J}} \leq \mathrm{T}_{\text {JMAX }}$.
Note 13: Comparator thresholds are expressed in terms of a voltage differential at the Feedback terminal below the nominal reference voltage measured at 6 V input. To express these thresholds in terms of output voltage change, multiply by the error amplifier gain $=\mathrm{V}_{\text {OUT }} / \mathrm{V}_{\text {REF }}=$ (R1 + R2)/R2. For example, at a programmed output voltage of 5V, the Error output is guaranteed to go low when the output drops by $95 \mathrm{mV} \times 5 \mathrm{~V} / 1.235 \mathrm{~V}=384 \mathrm{mV}$. Thresholds remain constant as a percent of $\mathrm{V}_{\text {OUT }}$ as $\mathrm{V}_{\text {OUT }}$ is varied, with the dropout warning occurring at typically $5 \%$ below nominal, $7.5 \%$ guaranteed.

## Typical Characteristics


















MIC2951
Feedback Bias Current


MIC2951
Comparator Sink Current




MIC2951
Feedback Pin Current














## Applications Information

## Automotive Applications

The MIC2950/2951 are ideally suited for automotive applications for a variety of reasons. They will operate over a wide range of input voltages, have very low dropout voltages ( 40 mV at light loads), and very low quiescent currents. These features are necessary for use in battery powered systems, such as automobiles. They are also "bulletproof" devices; with the ability to survive both reverse battery (negative transients up to 20 V below ground), and load dump (positive transients up to 60 V ) conditions. A wide operating temperature range with low temperature coefficients is yet another reason to use these versatile regulators in automotive designs.

## External Capacitors

A $1.5 \mu \mathrm{~F}$ (or greater) capacitor is required between the MIC2950/MIC2951 output and ground to prevent oscillations due to instability. Most types of tantalum or aluminum electrolytics will be adequate; film types will work, but are costly and therefore not recommended. Many aluminum electrolytics have electrolytes that freeze at about $-30^{\circ} \mathrm{C}$, so solid tantalums are recommended for operation below $-25^{\circ} \mathrm{C}$. The important parameters of the capacitor are an effective series resistance of about $5 \Omega$ or less and a resonant frequency above 500 kHz . The value of this capacitor may be increased without limit.

At lower values of output current, less output capacitance is required for output stability. The capacitor can be reduced to $0.5 \mu \mathrm{~F}$ for current below 10 mA or $0.15 \mu \mathrm{~F}$ for currents below 1 mA . Using the 8 -pin versions at voltages below 5 V runs the error amplifier at lower gains so that more output capacitance is needed. For the worst-case situation of a 150 mA load at 1.23 V output (Output shorted to Feedback) a $5 \mu \mathrm{~F}$ (or greater) capacitor should be used.

The MIC2950 will remain stable and in regulation with no load in addition to the internal voltage divider, unlike many other voltage regulators. This is especially important in CMOS RAM keep-alive applications. When setting the output voltage of the MIC2951 version with external resistors, a minimum load of $1 \mu \mathrm{~A}$ is recommended.

A $0.1 \mu \mathrm{~F}$ capacitor should be placed from the MIC2950/ MIC2951 input to ground if there is more than 10 inches of wire between the input and the AC filter capacitor or if a battery is used as the input.
Stray capacitance to the MIC2951 Feedback terminal (pin 7) can cause instability. This may especially be a problem when using high value external resistors to set the output voltage. Adding a 100pF capacitor between Output and Feedback and increasing the output capacitor to at least $3.3 \mu \mathrm{~F}$ will remedy this.

## Error Detection Comparator Output

Alogic low output will be produced by the comparator whenever the MIC2951 output falls out of regulation by more than approximately $5 \%$. This figure is the comparator's built-in
offset of about 60 mV divided by the 1.235 V reference voltage. (Refer to the block diagram on Page 1). This trip level remains " $5 \%$ below normal" regardless of the programmed output voltage of the MIC2951. For example, the error flag trip level is typically 4.75 V for a 5 V output or 11.4 V for a 12 V output. The out of regulation condition may be due either to low input voltage, current limiting, thermal limiting, or overvoltage on input (over $\cong 40 \mathrm{~V}$ ).

Figure 1 is a timing diagram depicting the $\overline{E R R O R}$ signal and the regulated output voltage as the MIC2951 input is ramped up and down. The ERROR signal becomes valid (low) at about 1.3 V input. It goes high at about 5 V input (the input voltage at which $\mathrm{V}_{\text {OUT }}=4.75-$ for 5.0 V applications). Since the MIC2951's dropout voltage is load-dependent (see curve in Typical Performance Characteristics), the input voltage trip point (about 5 V ) will vary with the load current. The output voltage trip point does not vary with load.

The error comparator has an open-collector output which requires an external pull-up resistor. Depending on system requirements, this resistor may be returned to the output or some other supply voltage. In determining a value for this resistor, note that while the output is rated to sink $200 \mu \mathrm{~A}$, this sink current adds to battery drain in a low battery condition. Suggested values range from 100 k to $1 \mathrm{M} \Omega$. The resistor is not required if this output is unused.

## Programming the Output Voltage (MIC2951)

The MIC2951 may be pin-strapped for 5 V (or 3.3 V or 4.85 V ) using its internal voltage divider by tying Pin 1 (output) to Pin 2 (sense) and Pin 7 (feedback) to Pin 6 (5V Tap). Alternatively, it may be programmed for any output voltage between its 1.235 V reference and its 30 V maximum rating. An external pair of resistors is required, as shown in Figure 2.

The complete equation for the output voltage is

$$
V_{\text {OUT }}=V_{\text {REF }} \times\left\{1+R_{1} / R_{2}\right\}+I_{F B} R_{1}
$$

where $V_{R E F}$ is the nominal 1.235 reference voltage and $I_{F B}$ is the feedback pin bias current, nominally-20nA. The minimum recommended load current of $1 \mu \mathrm{~A}$ forces an upper limit of $1.2 \mathrm{M} \Omega$ on the value of $R_{2}$, if the regulator must work with no load (a condition often found in CMOS in standby), $\mathrm{I}_{\mathrm{FB}}$ will produce a $2 \%$ typical error in $\mathrm{V}_{\text {out }}$ which may be eliminated at room temperature by trimming $\mathrm{R}_{1}$. For better accuracy, choosing $R_{2}=100 \mathrm{k}$ reduces this error to $0.17 \%$ while increasing the resistor program current to $12 \mu \mathrm{~A}$.

## Reducing Output Noise

In some applications it may be advantageous to reduce the AC noise present at the output. One method is to reduce the regulator bandwidth by increasing the size of the output capacitor. This is the only method by which noise can be reduced on the 3 lead MIC2950 and is relatively inefficient, as increasing the capacitor from $1 \mu \mathrm{~F}$ to $220 \mu \mathrm{~F}$ only decreases the noise from $430 \mu \mathrm{~V}$ to $160 \mu \mathrm{~V}$ rms for a 100 kHz bandwidth at 5 V output.

Noise can be reduced fourfold by a bypass capacitor across $R_{1,}$, since it reduces the high frequency gain from 4 to unity. Pick:

$$
\mathrm{C}_{\text {BYPASS }} \cong \frac{1}{2 \pi R_{1} \cdot 200 \mathrm{~Hz}}
$$



* SEE APPLICATIONS INFORMATION

Figure 1. $\overline{\text { ERROR Output Timing }}$

## Typical Applications



5V Regulator with 2.5 V Sleep Function
or about $0.01 \mu \mathrm{~F}$. When doing this, the output capacitor must be increased to $3.3 \mu \mathrm{~F}$ to maintain stability. These changes reduce the output noise from $430 \mu \mathrm{~V}$ to $100 \mu \mathrm{~V}$ rms for a 100 kHz bandwidth at 5 V output. With the bypass capacitor added, noise no longer scales with output voltage so that improvements are more dramatic at higher output voltages.


Figure 2. Adjustable Regulator


[^13]Wide Input Voltage Range Current Limiter



5 Volt Current Limiter

* MINIMUM INPUT-OUTPUT VOLTAGE RANGES FROM 40 mV TO 400 mV , DEPENDING ON LOAD CURRENT.


## Low Drift Current Source



Regulator with Early Warning and Auxiliary Output

- EARLY WARNING FLAG ON LOW INPUT VOLTAGE
- MAIN OUTPUT LATCHES OFF AT LOWER INPUT VOLTAGES
- BATTERY BACKUP ON AUXILIARY OUTPUT

OPERATION: REG. \#1'S $\mathrm{V}_{\text {OUt }}$ IS PROGRAMMED ONE DIODE DROP ABOVE 5 V . ITS ERROR FLAG BECOMES ACTIVE WHEN $\mathrm{V}_{\text {IN }} \leq 5.7 \mathrm{~V}$. WHEN $\mathrm{V}_{\text {IN }}$ DROPS BELOW 5.3 V, THE ERROR FLAG OF REG. \#2 BECOMES ACTIVE AND VIA Q1 LATCHES THE MAIN OUTPUT OFF. WHEN $V_{\text {IN }}$ AGAIN EXCEEDS 5.7 V REG. \#1 IS BACK IN REGULATION AND THE EARLY WARNING SIGNAL RISES, UNLATCHING REG. \#2 VIA D3.


Latch Off When Error Flag Occurs


Open Circuit Detector for 4mA to 20mA Current Loop


C1 TO C4 ARE COMPARATORS (LP339 OR EQUIVALENT)
*OPTIONAL LATCH OFF WHEN DROP OUT OCCURS. ADJUST R3 FOR C2
SWITCHING WHEN $\mathrm{V}_{\text {IN }}$ IS 6.0 V
**OUTPUTS GO LOW WHEN $\mathrm{V}_{\text {IN }}$ DROPS BELOW DESIGNATED THRESHOLDS.
Regulator with State-of-Charge Indicator


For values shown, Regulator shuts down when $\mathrm{V}_{\mathrm{IN}}<5.5 \mathrm{~V}$ and turns on again at 6.0 V . Current drain in disconnected mode is $150 \mu \mathrm{~A}$.


LM34 for $125^{\circ} \mathrm{F}$ Shutdown LM35 for $125^{\circ} \mathrm{C}$ Shutdown

System Over-Temperature Protection Circuit

## Schematic Diagram



## General Description

The MIC2954 is a "bulletproof" efficient voltage regulator with very low dropout voltage (typically 40 mV at light loads and 375 mV at 250 mA ), and low quiescent current ( $120 \mu \mathrm{~A}$ typical). The quiescent current of the MIC2954 increases only slightly in dropout, thus prolonging battery life. Key MIC2954 features include protection against reversed battery, fold-back current limiting, and automotive load dump protection ( 60 V positive transient).
The MIC2954-07/08BM is an adjustable version that includes an error flag output that warns of a low output voltage, which is often due to failing batteries on the input. This may also be used as a power-on reset. A logic-compatible shutdown input is provided which enables the regulator to be switched on and off. This partmay be pin-strapped for 5 V output, or programmed from 1.24 V to 29 V with the use of two external resistors.
The MIC2954 is available in two voltage tolerances, $\pm 0.5 \%$ maximum and $\pm 1 \%$ maximum. Both are guaranteed for junction temperatures from $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$.
The MIC2954 has a very low output voltage temperature coefficient and extremely good load and line regulation (0.04\% typical).

## Features

- High accuracy 5 V , guaranteed 250 mA output
- Low quiescent current
- Low dropout voltage
- Extremely tight load and line regulation
- Very low temperature coefficient
- Current and thermal limiting
- Input can withstand -20V reverse battery and +60 V positive transients
- Error flag warns of output dropout
- Logic-controlled electronic shutdown
- Output programmable from 1.24 V to 29 V (MIC2954-07/08BM)
- Available in TO-220, TO-92, and Surface Mount SOT-223 and SO-8 packages.


## Applications

- Battery Powered Equipment
- Cellular Telephones
- Laptop, Notebook, and Palmtop Computers
- PCMCIA $\mathrm{V}_{\mathrm{cc}}$ and $\mathrm{V}_{\mathrm{PP}}$ Regulation/Switching
- Bar Code Scanners
- Automotive Electronics
- SMPS Post-Regulator/ DC to DC Modules
- Voltage Reference
- High Efficiency Linear Power Supplies


## Pin Configuration



SO Package
(MIC2954-07BM, -08BM)
Ordering Information

| Part Number | Temperature Range | Package | Accuracy |
| :---: | :---: | :---: | :---: |
| MIC2954-02BT | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | TO-220 | $0.5 \%$ |
| MIC2954-03BT | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | TO-220 | $1.0 \%$ |
| MIC2954-02BS | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | SOT-223 | $0.5 \%$ |
| MIC2954-03BS | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | SOT-223 | $1.0 \%$ |
| MIC2954-02BZ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | TO-92 | $0.5 \%$ |
| MIC2954-03BZ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | TO-92 | $1.0 \%$ |
| MIC2954-07BM | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-Pin SO-8 | $0.5 \%$ |
| MIC2954-08BM | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8 -Pin SO-8 | $1.0 \%$ |




INPUT GROUND OUTPUT
TO-220 Package Front View (MIC2954-02BT, -03BT)

* Junction temperatures

MIC2954-02BT/BZ \& 2954-03BT/BZ Block Diagram


## MIC2954-07BM \& 2954-08BM Block Diagram



## Absolute Maximum Ratings

If Military/Aerospace specified devices are required, contact your local Micrel representative/distributor for availability and specifications.
$\begin{array}{lr}\text { Power Dissipation (Note 1) } & \text { Internally Limited } \\ \text { Lead Temperature (Soldering, } 5 \text { seconds) } & 260^{\circ} \mathrm{C} \\ \text { Storage Temperature Range } & -65^{\circ} \mathrm{C} \text { to }+150^{\circ} \mathrm{C} \\ \text { Operating Junction Temperature Range } & -40^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C}\end{array}$
Input Supply Voltage
Feedback Input Voltage (Notes 10 and 11)
Shutdown Input Voltage
Error Comparator Output Voltage
-20 V to +60 V
-1.5 V to +26 V
-0.3 V to +30 V
-0.3 V to +30 V

## Electrical Characteristics

Limits in standard typeface are for $\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$ and limits in boldface apply over the full operating temperature range. Unless otherwise specified, $\mathrm{V}_{\text {IN }}=6 \mathrm{~V}, \mathrm{I}_{\mathrm{L}}=1 \mathrm{~mA}, \mathrm{C}_{\mathrm{L}}=2.2 \mu \mathrm{~F}$. The MIC2954-07BM,-08BM Feedback pin is tied to the 5 V
Tap and Output is tied to Output Sense $\left(\mathrm{V}_{\text {out }}=5 \mathrm{~V}\right)$ and $\mathrm{V}_{\text {SHutdown }} \leq 0.6 \mathrm{~V}$.


Electrical Characteristics, MIC2954-07BM/-08BM,(Continued)

| Parameter | Conditions | MIC2954-07BM |  |  | MIC2954-08BM |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Typ. | Min | Max | Typ. | Min | Max |  |
| Reference Voltage |  | 1.235 | $\begin{aligned} & 1.220 \\ & 1.200 \end{aligned}$ | $\begin{aligned} & 1.250 \\ & 1.260 \end{aligned}$ | 1.235 | $\begin{aligned} & 1.210 \\ & 1.200 \end{aligned}$ | $\begin{aligned} & 1.260 \\ & 1.270 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \text { max } \end{aligned}$ |
| Reference Voltage | (Note 9) |  | 1.190 | 1.270 |  | 1.185 | 1.285 | V |
| Feedback Pin Bias Current |  | 20 |  | $\begin{aligned} & 40 \\ & 60 \end{aligned}$ | 20 |  | $\begin{aligned} & 40 \\ & 60 \end{aligned}$ | nA |
| Reference Voltage Temperature Coefficient | (Note 8) | 20 |  |  | 50 |  |  | ppm $/{ }^{\circ} \mathrm{C}$ |
| Feedback Pin Bias Current Temperature Coefficient |  | 0.1 |  |  | 0.1 |  |  | $n \mathrm{~A} /{ }^{\circ} \mathrm{C}$ |

Error Comparator

| Output Leakage Current | $\mathrm{V}_{\mathrm{OH}}=30 \mathrm{~V}$ | 0.01 |  | $\begin{aligned} & 1.00 \\ & 2.00 \end{aligned}$ | 0.01 |  | $\begin{aligned} & 1.00 \\ & 2.00 \end{aligned}$ | $\mu \mathrm{A}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output Low Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=4.5 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{OL}}=400 \mu \mathrm{~A} \end{aligned}$ | 150 |  | $\begin{aligned} & 250 \\ & 400 \end{aligned}$ | 150 |  | $\begin{aligned} & 250 \\ & 400 \end{aligned}$ | mV |
| Upper Threshold Voltage | (Note 10) | 60 | 40 25 |  | 60 | 40 25 |  | mV |
| Lower Threshold Voltage | (Note 10) | 75 |  | $\begin{gathered} 95 \\ 140 \end{gathered}$ | 75 |  | $\begin{gathered} 95 \\ 140 \end{gathered}$ | mV |
| Hysteresis | (Note 10) | 15 |  |  | 15 |  |  | mV |

Shutdown Input

| Input Logic Voltage | Low (ON) <br> High (OFF) | 1.3 | 2.0 | 0.7 | 1.3 | 2.0 | 0.7 | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Shutdown Pin Input Current | $\mathrm{V}_{\text {SHUTDOWN }}=2.4 \mathrm{~V}$ | 30 |  | $\begin{gathered} 50 \\ 100 \end{gathered}$ | 30 |  | $\begin{gathered} 50 \\ 100 \end{gathered}$ | $\mu \mathrm{A}$ |
|  | $\mathrm{V}_{\text {SHUTDOWN }}=30 \mathrm{~V}$ | 450 |  | $\begin{aligned} & 600 \\ & 750 \end{aligned}$ | 450 |  | $\begin{aligned} & 600 \\ & 750 \end{aligned}$ | $\mu \mathrm{A}$ |
| Regulator Output Current in Shutdown | (Note 11) | 3 |  | 10 20 | 3 |  | 10 20 | $\mu \mathrm{A}$ |

Note 1: Absolute maximum ratings indicate limits beyond which damage to the component may occur. Electrical specifications do not apply when operating the device outside of its rated operating conditions. The maximum allowable power dissipation is a function of the maximum junction temperature, $T_{J \text { (MAX) }}$, the junction-to-ambient thermal resistance, $\theta_{J A}$, and the ambient temperature, $T_{A}$. The maximum allowable power dissipation at any ambient temperature is calculated using: $P_{(\text {MAX })}=\left(T_{J(M A X)}-T_{A}\right) / \theta_{\text {JA. }}$. Exceeding the maximum allowable power dissipation will result in excessive die temperature, and the regulator will go into thermal shutdown. The junction to ambient thermal resistance of the MIC2954BM is $160^{\circ} \mathrm{C} / \mathrm{W}$ mounted on a PC board. (See MIC2954BM Thermal Characteristics section for further information.
Note 2: Output voltage temperature coefficient is defined as the worst case voltage change divided by the total temperature range.
Note 3: Line regulation for the MIC2954 is tested at $125^{\circ} \mathrm{C}$ for $I_{L}=1 \mathrm{~mA}$. For $I_{L}=100 \mu A$ and $T_{J}=125^{\circ} \mathrm{C}$, line regulation is guaranteed by design to $0.2 \%$. See Typical Performance Characteristics for line regulation versus temperature and load current.
Note 4: Regulation is measured at constant junction temperature using low duty cycle pulse testing. Changes in output voltage due to heating effects are covered by the thermal regulation specification.
Note 5: Dropout Voltage is defined as the input to output differential at which the output voltage drops 100 mV below its nominal value measured at 1V differential. At very low values of programmed output voltage, the minimum input supply voltage of 2 V ( 2.3 V over temperature) must be taken into account.
Note 6: Ground pin current is the regulator quiescent current. The total current drawn from the source is the sum of the load current plus the ground pin current.
Note 7: The MIC2954 features fold-back current limiting. The short circuit $\left(\mathrm{V}_{\text {OuT }}=0 \mathrm{~V}\right)$ current limit is less than the maximum current with normal output voltage.
Note 8: Thermal regulation is defined as the change in output voltage at a time T after a change in power dissipation is applied, excluding load or line regulation effects. Specifications are for a 200 mA load pulse at $\mathrm{V}_{\mathrm{iN}}=20 \mathrm{~V}$ (a 4 W pulse) for $\mathrm{T}=10 \mathrm{~ms}$.
Note 9: $\quad \mathrm{V}_{\text {REF }} \leq \mathrm{V}_{\text {OUT }} \leq\left(\mathrm{V}_{\text {IN }}-1 \mathrm{~V}\right), 2.3 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 30 \mathrm{~V}, 100 \mu \mathrm{~A}<\mathrm{I}_{\mathrm{L}} \leq 250 \mathrm{~mA}, \mathrm{~T}_{\mathrm{J}} \leq \mathrm{T}_{\mathrm{JMAX}}$.
Note 10: Comparator thresholds are expressed in terms of a voltage differential at the Feedback terminal below the nominal reference voltage measured at 6 V input. To express these thresholds in terms of output voltage change, multiply by the error amplifier gain $=\mathrm{V}_{\text {OUT }}$ $/ V_{R E F}=(R 1+R 2) / R 2$. For example, at a programmed output voltage of 5 V , the Error output is guaranteed to go low when the output drops by $95 \mathrm{mV} \times 5 \mathrm{~V} / 1.235 \mathrm{~V}=384 \mathrm{mV}$. Thresholds remain constant as a percent of Vout as Vout is varied, with the dropout warning occurring at typically $5 \%$ below nominal, $7.5 \%$ guaranteed.
Note 11: $\mathrm{V}_{\text {SHUTDOWN }} \geq 2 \mathrm{~V}, \mathrm{~V}_{\text {IN }} \leq 30 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=0$, with Feedback pin tied to 5 V Tap.
Note 12: When used in dual supply systems where the regulator load is returned to a negative supply, the output voltage must be diode clamped to ground.
Note 13: Maximum positive supply voltage of 60 V must be of limited duration ( $<100 \mathrm{~ms}$ ) and duty cycle ( $\leq 1 \%$ ). The maximum continuous supply voltage is 30 V .
Note 14: Thermal resistance $\left(\theta_{\mathrm{Jc}}\right)$ of the TO-220 package is $2.5^{\circ} \mathrm{C} / \mathrm{W}$, and $15^{\circ} \mathrm{C} / \mathrm{W}$ for the SOT-223. Thermal resistance $\left(\theta_{\mathrm{JA}}\right)$ of the TO-92 package is $180^{\circ} \mathrm{C} / \mathrm{W}$ with $0.4^{\prime \prime}$ leads and $160^{\circ} \mathrm{C} / \mathrm{W}$ with $0.25^{\prime \prime}$ leads.

## Typical Characteristics














## Typical Characteristics, Continued







Short Circuit and Maximum



## Applications Information

## External Capacitors

A2.2 $\mu \mathrm{F}$ (or greater) capacitor is required between the MIC2954 output and ground to prevent oscillations due to instability. Most types of tantalum or aluminum electrolytics will be adequate; film types will work, but are costly and therefore not recommended. Many aluminum electrolytics have electrolytes that freeze at about $-30^{\circ} \mathrm{C}$, so solid tantalums are recommended for operation below $-25^{\circ} \mathrm{C}$. The important parameters of the capacitor are an effective series resistance of about $5 \Omega$ or less and a resonant frequency above 500 kHz . The value of this capacitor may be increased without limit.

At lower values of output current, less output capacitance is required for output stability. The capacitor can be reduced to $0.5 \mu \mathrm{~F}$ for current below 10 mA or $0.15 \mu \mathrm{~F}$ for currents below 1 mA . Adjusting the MIC2954-07BM/-08BM to voltages below 5 V runs the error amplifier at lower gains so that more output capacitance is needed. For the worst-case situation of a 250 mA load at 1.23 V output (Output shorted to Feedback) a $5 \mu \mathrm{~F}$ (or greater) capacitor should be used.
The MIC2954 will remain in regulation with a minimum load of 1 mA . When setting the output voltage of the MIC2954-07BM/ -08BM version with external resistors, the current through these resistors may be included as a portion of the minimum load.

A $0.1 \mu \mathrm{~F}$ capacitor should be placed from the MIC2954 input to ground if there is more than 10 inches of wire between the input and the AC filter capacitor or if a battery is used as the input.

## Error Detection Comparator Output (MIC2954-07BM/-08BM)

A logic low output will be produced by the comparator whenever the MIC2954BM output falls out of regulation by more than approximately $5 \%$. This figure is the comparator's built-in offset of about 60 mV divided by the 1.235 V reference voltage. (Refer to the block diagram on Page 1). This trip level remains " $5 \%$ below normal" regardless of the programmed output voltage of the MIC2954-07BM/-08BM. For example, the error flag trip level is typically 4.75 V for a 5 V output or 11.4 V for a 12 V output. The out of regulation condition may be due either to low input voltage, current limiting, or thermal limiting.
Figure 1 is a timing diagram depicting the $\overline{\mathrm{ERROR}}$ signal and the regulated output voltage as the MIC2954-07BM/-08BM input is ramped up and down. The ERROR signal becomes valid (low) at about 1.3 V input. It goes high at about 5 V input (the input voltage at which $\mathrm{V}_{\text {OUT }}=4.75$ ). Since the MIC2954-07BM/-08BM's dropout voltage is load-dependent (see curve in Typical Performance Characteristics), the input voltage trip point (about 5 V ) will vary with the load current. The output voltage trip point (approximately 4.75 V ) does not vary with load.

The error comparator has an open-collector output which requires an external pull-up resistor. Depending on system requirements, this resistor may be returned to the 5 V output or some other supply voltage. In determining a value for this resistor, note that while the output is rated to sink $400 \mu \mathrm{~A}$, this sink current adds to battery drain in a low battery condition. Suggested values range from 100 k to $1 \mathrm{M} \Omega$. The resistor is not required if this output is unused.

## Programming the Output Voltage (MIC2954-07BM/-08BM)

The MIC2954-07BM/-08BM may be pin-strapped for 5 V using its internal voltage divider by tying Pin 1 (output) to Pin 2 (sense) and Pin 7 (feedback) to Pin 6 (5V Tap). Alternatively, it may be programmed for any output voltage between its 1.235 V reference and its 30 V maximum rating. An external pair of resistors is required, as shown in Figure 3.
The complete equation for the output voltage is

$$
V_{\text {OUT }}=V_{\text {REF }} \times\left\{1+R_{1} / R_{2}\right\}+I_{F B} R_{1}
$$

where $\mathrm{V}_{\text {REF }}$ is the nominal 1.235 reference voltage and $\mathrm{I}_{\mathrm{FB}}$ is the feedback pin bias current, nominally -20nA. The minimum recommended load current of $1 \mu \mathrm{~A}$ forces an upper limit of $1.2 \mathrm{M} \Omega$ on the value of $\mathrm{R}_{2}$, if the regulator must work with no load (a condition often found in CMOS in standby), $I_{F B}$ will produce a $2 \%$ typical error in $\mathrm{V}_{\text {OUT }}$ which may be eliminated at room temperature by trimming $R_{1}$. For better accuracy, choosing $\quad R_{2}=100 \mathrm{k}$ reduces this error to $0.17 \%$ while increasing the resistor program current to $12 \mu \mathrm{~A}$. Since the MIC2954-07BM/-08BM typically draws $60 \mu \mathrm{~A}$ at no load with Pin 2 open-circuited, this is a negligible addition.

## Reducing Output Noise

In reference applications it may be advantageous to reduce the AC noise present at the output. One method is to reduce the regulator bandwidth by increasing the size of the output capacitor. This is relatively inefficient, as increasing the capacitor from $1 \mu \mathrm{~F}$ to $220 \mu \mathrm{~F}$ only decreases the noise from $430 \mu \mathrm{~V}$ to $160 \mu \mathrm{~V}_{\text {RMS }}$ for a 100 kHz bandwidth at 5 V output.


* SEE APPLICATIONS INFORMATION

Figure 1. ERROR Output Timing

Noise can be reduced fourfold by a bypass capacitor across $R_{1}$, since it reduces the high frequency gain from 4 to unity. Pick:

$$
\mathrm{C}_{\text {BYPASS }} \cong \frac{1}{2 \pi \mathrm{R}_{1} \cdot 200 \mathrm{~Hz}}
$$

or about $0.01 \mu \mathrm{~F}$. When doing this, the output capacitor must be increased to $3.3 \mu \mathrm{~F}$ to maintain stability. These changes reduce the output noise from $430 \mu \mathrm{~V}$ to $100 \mu \mathrm{~V}$ rms for a 100 kHz bandwidth at 5 V output. With the bypass capacitor added, noise no longer scales with output voltage so that improvements are more dramatic at higher output voltages.

## Automotive Applications

The MIC2954 is ideally suited for automotive applications for a variety of reasons. It will operate over a wide range of input voltages with very low dropout voltages ( 40 mV at light loads), and very low quiescent currents ( $75 \mu \mathrm{~A}$ typical). These features are necessary for use in battery powered systems, such as automobiles. It is a "bulletproof" device with the ability to survive both reverse battery (negative transients up to 20 V below ground), and load dump (positive transients up to 60 V ) conditions. A wide operating temperature range with low temperature coefficients is yet another reason to use these versatile regulators in automotive designs.

## Typical Applications



Figure 2. MIC2954 Fixed +5V Regulator

*MINIMUM INPUT-OUTPUT VOLTAGE RANGES FROM 40 mV TO 400mV, DEPENDING ON LOAD CURRENT.

Figure 4. MIC2954-07BM/-08BM Wide Input Voltage Range Current Limiter


Figure 3. MIC2954-07BM/-08BM Adjustable Regulator


PIN 3 LOW = ENABLE OUTPUT. Q1 ON = 3.3V, Q1 OFF = 5.0V.

Figure 5. MIC2954-07BM/-08BM 5.0V or 3.3V Selectable Regulator with Shutdown.

## MIC2954-07BM/-08BMThermal Calculations

## Layout Considerations

The MIC2954-07BM/-08BM (8-Pin Surface Mount Package) has the following thermal characteristics when mounted on a single layer copper-clad printed circuit board.

Pad Layout (minimum recommended geometry)


| PC Board Dielectric Material | $\theta_{\mathrm{JA}}$ |
| :--- | :---: |
| FR4 | $160^{\circ} \mathrm{C} / \mathrm{W}$ |
| Ceramic | $120^{\circ} \mathrm{C} / \mathrm{W}$ |

Multi-layer boards having a ground plane, wide traces near the pads, and large supply bus lines provide better thermal conductivity.

Our calculations will use the "worst case" value of $160^{\circ} \mathrm{C} / \mathrm{W}$, which assumes no ground plane, minimum trace widths, and a FR4 material board.

## Nominal Power Dissipation and Die Temperature

The MIC2954-07BM/-08BM at a $55^{\circ} \mathrm{C}$ ambient temperature will operate reliably at up to 440 mW power dissipation when mounted in the "worst case" manner described above. This power level is equivalent to a die temperature of $125^{\circ} \mathrm{C}$, the recommended maximum temperature for non-military grade silicon integrated circuits.

## Schematic Diagram




## General Description

The MIC29150/29300/29500/29750 are high current, high accuracy, low-dropout voltage regulators. Using Micrel's proprietary Super Beta PNP ${ }^{\text {TM }}$ process with a PNP pass element, these regulators feature 300 mV to 370 mV (full load) dropout voltages and very low ground current. Designed for high current loads, these devices also find applications in lower current, extremely low dropout-critical systems, where their tiny dropout voltage and ground current values are important attributes.

The MIC29150/29300/29500/29750 are fully protected against overcurrent faults, reversed input polarity, reversed lead insertion, overtemperature operation, and positive and negative transient voltage spikes. Five pin fixed voltage versions feature logic level ON/OFF control and an error flag which signals whenever the output falls out of regulation. Flagged states include low input voltage (dropout), output current limit, overtemperature shutdown, and extremely high voltage spikes on the input.
On the MIC29xx1 and MIC29xx2, the ENABLE pin may be tied to $\mathrm{V}_{1 \mathrm{IN}}$ if it is not required for ON/OFF control. The MIC29150/29300/29500 are available in 3 - and 5-pin TO-220 and surface mount TO-263 packages. The MIC29750 7.5A regulators are available in 3 - and 5 -pin TO-247 packages.

## Features

- High Current Capability MIC29150/29151/29152/29153............................... 1.5A
MIC29300/29301/29302/29303 ..................................3A
MIC29500/29501/29502/29503 ...................................5A
MIC29750/29751/29752 ..........................................7.5A
- Low-Dropout Voltage 350 mV at Full Load
- Low Ground Current
- Accurate 1\% Guaranteed Tolerance
- Extremely Fast Transient Response
- Reverse-battery and "Load Dump" Protection
- Zero-Current Shutdown Mode (5-Pin versions)
- Error Flag Signals Output Out-of-Regulation (5-Pin versions)
- Also Characterized For Smaller Loads With IndustryLeading Performance Specifications
- Fixed Voltage and Adjustable Versions


## Applications

- Battery Powered Equipment
- High-Efficiency "Green" Computer Systems
- Automotive Electronics
- High-Efficiency Linear Power Supplies
- High-Efficiency Post-Regulator For Switching Supply


## Pin Configuration



123
MIC29150/29300/ 29500BT and MIC29750BWT


12345
MIC29151/29152/29153BT MIC29301/29302/29303BT MIC29501/29502/29503BT MIC29751/29752BWT


12345 MIC29151/29152/29153BU MIC29301/29302/29303BU
Pinout On all devices, the Tab is grounded. MIC29150/29300/29500/29750 Three Terminal Devices:

Pin 1 = Input, 2 = Ground, 3 = Output
MIC29151/29301/29501/29751 Five Terminal Fixed Voltage Devices:
Pin 1 = Enable, 2 = Input, 3 = Ground, 4 = Output, 5 = Flag
MIC29152/29302/29502/29752 Adjustable with ON/OFF Control
Pin 1 = Enable, 2 = Input, 3 = Ground, 4 = Output, 5 = Adjust
MIC29153/29303/29503 Adjustable with Flag
Pin $1=$ Flag, $2=$ Input, $3=$ Ground, $4=$ Output, 5 = Adjust

## Ordering Information

| Part Number | Temp. Range* | Volts Current |  | Package |
| :---: | :---: | :---: | :---: | :---: |
| MIC29150-3.3BT | -40 to $+125^{\circ} \mathrm{C}$ | 3.3 | 1.5A | TO-220 |
| MIC29150-5.0BT | -40 to $+125^{\circ} \mathrm{C}$ | 5.0 | 1.5A | TO-220 |
| MIC29150-12BT | -40 to $+125^{\circ} \mathrm{C}$ | 12 | 1.5A | TO-220 |
| MIC29150-3.3BU | -40 to $+125^{\circ} \mathrm{C}$ | 3.3 | 1.5A | TO-263 |
| MIC29150-5.0BU | -40 to $+125^{\circ} \mathrm{C}$ | 5.0 | 1.5A | TO-263 |
| MIC29150-12BU | -40 to $+125^{\circ} \mathrm{C}$ | 12 | 1.5A | TO-263 |
| MIC29151-3.3BT | -40 to $+125^{\circ} \mathrm{C}$ | 3.3 | 1.5A | TO-220-5 |
| MIC29151-5.0BT | -40 to $+125^{\circ} \mathrm{C}$ | 5.0 | 1.5A | TO-220-5 |
| MIC29151-12BT | -40 to $+125^{\circ} \mathrm{C}$ | 12 | 1.5A | TO-220-5 |
| MIC29151-3.3BU | -40 to $+125^{\circ} \mathrm{C}$ | 3.3 | 1.5A | TO-263-5 |
| MIC29151-5.0BU | -40 to $+125^{\circ} \mathrm{C}$ | 5.0 | 1.5A | TO-263-5 |
| MIC29151-12BU | -40 to $+125^{\circ} \mathrm{C}$ | 12 | 1.5A | TO-263-5 |
| MIC29152BT | -40 to $+125^{\circ} \mathrm{C}$ | Adj | 1.5A | TO-220-5 |
| MIC29152BU | -40 to $+125^{\circ} \mathrm{C}$ | Adj | 1.5A | TO-263-5 |
| MIC29153BT | -40 to $+125^{\circ} \mathrm{C}$ | Adj | 1.5A | TO-220-5 |
| MIC29153BU | -40 to $+125^{\circ} \mathrm{C}$ | Adj | 1.5A | TO-263-5 |
| MIC29300-3.3BT | -40 to $+125^{\circ} \mathrm{C}$ | 3.3 | 3.0A | TO-220 |
| MIC29300-5.0BT | -40 to $+125^{\circ} \mathrm{C}$ | 5.0 | 3.0A | TO-220 |
| MIC29300-12BT | -40 to $+125^{\circ} \mathrm{C}$ | 12 | 3.0A | TO-220 |
| MIC29300-3.3BU | -40 to $+125^{\circ} \mathrm{C}$ | 3.3 | 3.0A | TO-263 |
| MIC29300-5.0BU | -40 to $+125^{\circ} \mathrm{C}$ | 5.0 | 3.0A | TO-263 |
| MIC29300-12BU | -40 to $+125^{\circ} \mathrm{C}$ | 12 | 3.0A | TO-263 |
| MIC29301-3.3BT | -40 to $+125^{\circ} \mathrm{C}$ | 3.3 | 3.0A | TO-220-5 |
| MIC29301-5.0BT | -40 to $+125^{\circ} \mathrm{C}$ | 5.0 | 3.0A | TO-220-5 |
| MIC29301-12BT | -40 to $+125^{\circ} \mathrm{C}$ | 12 | 3.0A | TO-220-5 |
| MIC29301-3.3BU | -40 to $+125^{\circ} \mathrm{C}$ | 3.3 | 3.0A | TO-263-5 |
| MIC29301-5.0BU | -40 to $+125^{\circ} \mathrm{C}$ | 5.0 | 3.0A | TO-263-5 |
| MIC29301-12BU | -40 to $+125^{\circ} \mathrm{C}$ | 12 | 3.0A | TO-263-5 |
| MIC29302BT | -40 to $+125^{\circ} \mathrm{C}$ | Adj | 3.0A | TO-220-5 |
| MIC29302BU | -40 to $+125^{\circ} \mathrm{C}$ | Adj | 3.0A | TO-263-5 |
| MIC29303BT | -40 to $+125^{\circ} \mathrm{C}$ | Adj | 3.0A | TO-220-5 |
| MIC29303BU | -40 to $+125^{\circ} \mathrm{C}$ | Adj | 3.0A | TO-263-5 |

[^14]| Part Number | Temp. Range ${ }^{*}$ Volts Current Package |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :---: |
| MIC29500-3.3BT | -40 to $+125^{\circ} \mathrm{C}$ | 3.3 | 5.0 A | TO-220 |  |
| MIC29500-5.0BT | -40 to $+125^{\circ} \mathrm{C}$ | 5.0 | 5.0 A | TO-220 |  |
| MIC29501-3.3BT | -40 to $+125^{\circ} \mathrm{C}$ | 3.3 | 5.0 A | TO-220-5 |  |
| MIC29501-5.0BT | -40 to $+125^{\circ} \mathrm{C}$ | 5.0 | 5.0 A | TO-220-5 |  |
| MIC29501-3.3BU | -40 to $+125^{\circ} \mathrm{C}$ | 3.3 | 5.0 A | TO-263-5 |  |
| MIC29501-5.0BU | -40 to $+125^{\circ} \mathrm{C}$ | 5.0 | 5.0 A | TO-263-5 |  |
| MIC29502BT | -40 to $+125^{\circ} \mathrm{C}$ | Adj | 5.0 A | TO-220-5 |  |
| MIC29502BU | -40 to $+125^{\circ} \mathrm{C}$ | Adj | 5.0 A | TO-263-5 |  |
| MIC29503BT | -40 to $+125^{\circ} \mathrm{C}$ | Adj | 5.0 A | TO-220-5 |  |
| MIC29503BU | -40 to $+125^{\circ} \mathrm{C}$ | Adj | 5.0 A | TO-263-5 |  |
| MIC29750-3.3BWT | -40 to $+125^{\circ} \mathrm{C}$ | 3.3 | 7.5 A | TO-247-3 |  |
| MIC29750-5.0BWT | -40 to $+125^{\circ} \mathrm{C}$ | 5.0 | 7.5 A | TO-247-3 |  |
| MIC29751-3.3BWT | -40 to $+125^{\circ} \mathrm{C}$ | 3.3 | 7.5 A | TO-247-5 |  |
| MIC29751-5.0BWT | -40 to $+125^{\circ} \mathrm{C}$ | 5.0 | 7.5 A | TO-247-5 |  |
| MIC29752BWT | -40 to $+125^{\circ} \mathrm{C}$ | Adj | 7.5 A | TO-247-5 |  |

MIC29xx0 versions are 3-terminal fixed voltage devices. MIC29xx1 are fixed voltage devices with ENABLE and ERROR flag. MIC29xx2 are adjustable regulators with ENABLE control. MIC29xx3 are adjustables with an ERROR flag.

## Absolute Maximum Ratings

Power Dissipation $\qquad$ Internally Limited Lead Temperature (Soldering, 5 seconds)................ $260^{\circ} \mathrm{C}$ Storage Temperature Range $\qquad$ $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Input Supply Voltage (Note 1) $\qquad$ -20 V to +60 V

## Operating Ratings

Operating Junction Temperature ............. $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Maximum Operating Input Voltage .............................. 26V
TO-220 $\theta_{\mathrm{Jc}}$............................................................ $2^{\circ} \mathrm{C} / \mathrm{W}$

TO-247 $\theta_{\mathrm{JC}}$
$1.5^{\circ} \mathrm{C} / \mathrm{W}$

## Electrical Characteristics

All measurements at $\mathrm{T}_{J}=25^{\circ} \mathrm{C}$ unless otherwise noted. Bold values are guaranteed across the operating temperature range. Adjustable versions are programmed to 5.0 V .

| Parameter | Condition | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Output Voltage | $\mathrm{I}_{\mathrm{O}}=10 \mathrm{~mA}$ | -1 |  | 1 | \% |
|  | $10 \mathrm{~mA} \leq \mathrm{I}_{\mathrm{O}} \leq \mathrm{I}_{\mathrm{FL}},\left(\mathrm{V}_{\text {OUT }}+1 \mathrm{~V}\right) \leq \mathrm{V}_{\text {IN }} \leq 26 \mathrm{~V}$ (Note 2) | -2 |  | 2 | \% |
| Line Regulation | $\mathrm{I}_{\mathrm{O}}=10 \mathrm{~mA},\left(\mathrm{~V}_{\text {OUT }}+1 \mathrm{~V}\right) \leq \mathrm{V}_{\text {IN }} \leq 26 \mathrm{~V}$ |  | 0.06 | 0.5 | \% |
| Load Regulation | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {OUT }}+5 \mathrm{~V}, 10 \mathrm{~mA} \leq \mathrm{I}_{\text {OUT }} \leq \mathrm{I}_{\text {FULL LOAD }}($ Note 2, 6) |  | 0.2 | 1 | \% |
| $\frac{\overline{\Delta \mathrm{V}_{\mathrm{O}}}}{\overline{\mathrm{~T}}}$ | Output Voltage (Note 6) Temperature Coef. |  | 20 | 100 | ppm $/{ }^{\circ} \mathrm{C}$ |
| Dropout Voltage | $\begin{array}{ll} \hline \Delta \mathrm{V}_{\mathrm{OUT}}=-1 \%, & (\text { Note 3) } \\ \text { MIC29150 } & \mathrm{I}_{\mathrm{O}}=100 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{O}}=750 \mathrm{~mA} \\ \text { MIC29300 } & \mathrm{I}_{\mathrm{O}}=1.5 \mathrm{~A} \\ & \mathrm{I}_{\mathrm{O}}=100 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{O}}=1.5 \mathrm{~A} \\ \text { MIC29500 } & \mathrm{I}_{\mathrm{O}}=3 \mathrm{~A} \\ & \mathrm{I}_{\mathrm{O}}=250 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{O}}=2.5 \mathrm{~A} \\ \text { MIC29750 } & \mathrm{I}_{\mathrm{O}}=5 \mathrm{~A} \\ & \mathrm{I}_{\mathrm{O}}=250 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{O}}=4 \mathrm{~A} \\ & \mathrm{I}_{\mathrm{O}}=7.5 \mathrm{~A} \\ \hline \end{array}$ |  | $\begin{gathered} 80 \\ 220 \\ 350 \\ 80 \\ 250 \\ 370 \\ 125 \\ 250 \\ 370 \\ 80 \\ 270 \\ 425 \end{gathered}$ | $\begin{aligned} & 200 \\ & 600 \\ & 175 \\ & 600 \\ & 250 \\ & 600 \\ & 200 \\ & \\ & 600 \end{aligned}$ | mV |
| Ground Current | MIC29150 $I_{\mathrm{O}}=750 \mathrm{~mA}, \mathrm{~V}_{\text {IN }}=\mathrm{V}_{\text {OUT }}+1 \mathrm{~V}$ <br>  $\mathrm{I}_{\mathrm{O}}=1.5 \mathrm{~A}$ <br> MIC29300 $\mathrm{I}_{\mathrm{O}}=1.5 \mathrm{~A}, \mathrm{~V}_{\text {IN }}=\mathrm{V}_{\text {OUT }}+1 \mathrm{~V}$ <br> MIC29500 $\mathrm{I}_{\mathrm{O}}=3 \mathrm{~A}$ <br>  $\mathrm{I}_{\mathrm{O}}=2.5 \mathrm{~A}, \mathrm{~V}_{\text {IN }}=\mathrm{V}_{\text {OUT }}+1 \mathrm{~V}$ <br> MIC29750 $\mathrm{I}_{\mathrm{O}}=5 \mathrm{~A}$ <br>  $\mathrm{I}_{\mathrm{O}}=4 \mathrm{~A}, \mathrm{~V}_{\text {IN }}=\mathrm{V}_{\text {OUT }}+1 \mathrm{~V}$ <br>  $\mathrm{I}_{\mathrm{O}}=7.5 \mathrm{~A}$ |  | $\begin{gathered} \hline 8 \\ 22 \\ 10 \\ 37 \\ 15 \\ 70 \\ 35 \\ 120 \end{gathered}$ | 20 <br> 35 <br> 50 <br> 75 | mA <br> mA <br> mA <br> mA |
| $\mathrm{I}_{\text {GNDDO }}$ Ground Pin Current at Dropout | $\mathrm{V}_{\text {IN }}=0.5 \mathrm{~V}$ less than specified $\mathrm{V}_{\text {OUT }} \cdot \mathrm{I}_{\text {OUT }}=10 \mathrm{~mA}$ <br> MIC29150 <br> MIC29300 <br> MIC29500 <br> MIC29750 |  | $\begin{aligned} & 0.9 \\ & 1.7 \\ & 2.1 \\ & 3.1 \end{aligned}$ |  | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \\ & \mathrm{~mA} \\ & \mathrm{~mA} \end{aligned}$ |
| Current Limit | MIC29150 $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}($ Note 4) <br> MIC29300 $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ (Note 4) <br> MIC29500 $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ (Note 4) <br> MIC29750 $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ (Note 4) |  | $\begin{aligned} & 2.1 \\ & 4.5 \\ & 7.5 \\ & 9.5 \end{aligned}$ | $\begin{gathered} \hline 3.5 \\ 5.0 \\ 10.0 \\ 15 \\ \hline \end{gathered}$ | $\begin{aligned} & \mathrm{A} \\ & \mathrm{~A} \\ & \mathrm{~A} \\ & \mathrm{~A} \\ & \hline \end{aligned}$ |
| $\begin{aligned} & \mathrm{e}_{\mathrm{n}}, \text { Output Noise } \\ & \text { Voltage } \\ & (10 \mathrm{~Hz} \text { to } 100 \mathrm{kHz}) \\ & \mathrm{I}_{\mathrm{L}}=100 \mathrm{~mA} \end{aligned}$ | $\begin{aligned} & C_{L}=10 \mu \mathrm{~F} \\ & C_{L}=33 \mu \mathrm{~F} \end{aligned}$ |  | $\begin{aligned} & 400 \\ & 260 \end{aligned}$ |  | $\mu \mathrm{V}$ RMS |

## Electrical Characteristics (Continued)

Reference MIC29xx2/MIC29xx3

| Parameter | Conditions | Min | Typical | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Reference Voltage |  | $\begin{aligned} & 1.228 \\ & 1.215 \end{aligned}$ | 1.240 | $\begin{aligned} & 1.252 \\ & 1.265 \end{aligned}$ | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \text { max } \end{gathered}$ |
| Reference Voltage | (Note 8) | 1.203 |  | 1.277 | V |
| Adjust Pin Bias Current |  |  | 40 | $\begin{gathered} 80 \\ 120 \end{gathered}$ | nA |
| Reference Voltage Temperature Coefficient | (Note 7) |  | 20 |  | ppm $/{ }^{\circ} \mathrm{C}$ |
| Adjust Pin Bias Current Temperature Coefficient |  |  | 0.1 |  | $n \mathrm{~A} /{ }^{\circ} \mathrm{C}$ |

Flag Output (Error Comparator) MIC29xx1/29xx3

| Output Leakage Current | $\mathrm{V}_{\mathrm{OH}}=26 \mathrm{~V}$ |  | 0.01 | $\begin{aligned} & 1.00 \\ & 2.00 \end{aligned}$ | $\mu \mathrm{A}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Output Low Voltage | Device set for 5 V . $\mathrm{V}_{\mathrm{IN}}=4.5 \mathrm{~V}$ $\mathrm{I}_{\mathrm{OL}}=250 \mu \mathrm{~A}$ |  | 220 | $\begin{aligned} & 300 \\ & 400 \end{aligned}$ | mV |
| Upper Threshold <br> Voltage | Device set for 5V (Note 9) | $\begin{aligned} & 40 \\ & 25 \end{aligned}$ | 60 |  | mV |
| Lower Threshold Voltage | Device set for 5V (Note 9) |  | 75 | $\begin{gathered} 95 \\ 140 \end{gathered}$ | mV |
| Hysteresis | Device set for 5V (Note 9) |  | 15 |  | mV |
| ENABLE Input MIC29xx1/MIC29xx2 |  |  |  |  |  |
| Input Logic Voltage Low (OFF) <br> High (ON) |  | 2.4 |  | 0.8 | V |
| Enable Pin Input Current | $\mathrm{V}_{\mathrm{EN}}=26 \mathrm{~V}$ |  | 100 | $\begin{aligned} & 600 \\ & 750 \end{aligned}$ | $\mu \mathrm{A}$ |
|  | $\mathrm{V}_{\mathrm{EN}}=0.8 \mathrm{~V}$ |  |  | 1 | $\mu \mathrm{A}$ |
| Regulator Output Current in Shutdown | (Note 10) |  | 10 | 500 | $\mu \mathrm{A}$ |

## Notes

Note 1: Maximum positive supply voltage of 60 V must be of limited duration ( $<100 \mathrm{msec}$ ) and duty cycle ( $\leq 1 \%$ ). The maximum continuous supply voltage is 26 V .
Note 2: Full Load current $\left(\mathrm{I}_{\mathrm{FL}}\right)$ is defined as 1.5A for the MIC29150, 3A for the MIC29300, 5A for the MIC29500, and 7.5A for the MIC29750 families.
Note 3: Dropout voltage is defined as the input-to-output differential when the output voltage drops to $99 \%$ of its nominal value with $\mathrm{V}_{\text {OUT }}+1 \mathrm{~V}$ applied to $\mathrm{V}_{\mathrm{IN}}$
Note 4: $\quad \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\text {OUT (nominal) }}+1 \mathrm{~V}$. For example, use $\mathrm{V}_{\mathrm{IN}}=4.3 \mathrm{~V}$ for a 3.3 V regulator or use 6 V for a 5 V regulator. Employ pulse-testing procedures to minimize temperature rise.

Note 5: Ground pin current is the regulator quiescent current. The total current drawn from the source is the sum of the load current plus the ground pin current.
Note 6: Output voltage temperature coefficient is defined as the worst case voltage change divided by the total temperature range.
Note 7: Thermal regulation is defined as the change in output voltage at a time T after a change in power dissipation is applied, excluding load or line regulation effects. Specifications are for a 200 mA load pulse at $\mathrm{V}_{\mathrm{IN}}=20 \mathrm{~V}$ (a 4 W pulse) for $T=10 \mathrm{~ms}$.
Note 8: $\quad \mathrm{V}_{\text {REF }} \leq \mathrm{V}_{\text {OUT }} \leq\left(\mathrm{V}_{\mathrm{IN}}-1 \mathrm{~V}\right), 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq 26 \mathrm{~V}, 10 \mathrm{~mA}<\mathrm{I}_{\mathrm{L}} \leq \mathrm{I}_{\mathrm{FL}}, \mathrm{T}_{\mathrm{J}} \leq \mathrm{T}_{\mathrm{J} \text { MAX }}$.
Note 9: Comparator thresholds are expressed in terms of a voltage differential at the Adjust terminal below the nominal reference voltage measured at 6 V input. To express these thresholds in terms of output voltage change, multiply by the error amplifier gain $=\mathrm{V}_{\mathrm{OUT}} / \mathrm{V}_{\mathrm{REF}}=(\mathrm{R} 1+\mathrm{R} 2) / \mathrm{R} 2 . \mathrm{For}$ example, at a programmed output voltage of 5 V , the Error output is guaranteed to go low when the output drops by $95 \mathrm{mV} \times 5 \mathrm{~V} / 1.240 \mathrm{~V}=384$ mV . Thresholds remain constant as a percent of $\mathrm{V}_{\text {OUT }}$ as $\mathrm{V}_{\text {OUT }}$ is varied, with the dropout warning occurring at typically $5 \%$ below nominal, 7.7\% guaranteed.

Note 10: $\mathrm{V}_{\mathrm{EN}} \leq 0.8 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{IN}} \leq 26 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}=0$.
Note 11: When used in dual supply systems where the regulator load is returned to a negative supply, the output voltage must be diode clamped to ground.

## Block Diagram



## Typical Applications



Figure 1. Fixed output voltage.

$\mathrm{V}_{\text {OUT }}=1.240 \mathrm{~V} \times[1+(\mathrm{R} 1 / \mathrm{R} 2)]$
Figure 2. Adjustable output voltage configuration. For best results, the total series resistance should be small enough to pass the minimum regulator load current.

## Typical Characteristics MIC2915x




MIC2915x Ground Current vs. Temperature


MIC29150-3.3 Output Voltage vs. Temperature




MIC2915x Ground Current vs. Temperature





MIC2915x Ground Current vs. Temperature


MIC2915x Ground Current vs. Input Voltage





## Typical Characteristics MIC2930x








MIC2930x Ground Current vs. Temperature


MIC29300-5.0 Short Circuit Current vs. Temperature


MIC29300-3.3



MIC2930x Ground Current vs. Temperature


MIC2930x Ground Current vs. Input Voltage




## Typical Characteristics MIC2950x







MIC2950x Ground Current vs. Temperature



MIC29500-3.3



MIC2950x Ground Current vs. Temperature








## Typical Characteristics MIC2975x








MIC2975x Ground Current vs. Temperature


MIC29750-5.0 Short Circuit Current vs. Temperature


MIC29750-3.3




MIC2975x Ground Current vs. Input Voltage








## Applications Information

The MIC29150/29300/29500/29750 are high performance low-dropout voltage regulators suitable for all moderate to high-current voltage regulator applications. Their 300 mV to 400 mV dropout voltage at full load make them especially valuable in battery powered systems and as high efficiency noise filters in "post-regulator" applications. Unlike older NPN-pass transistor designs, where the minimum dropout voltage is limited by the base-emitter voltage drop and collector-emitter saturation voltage, dropout performance of the PNP output of these devices is limited merely by the low $\mathrm{V}_{\mathrm{CE}}$ saturation voltage.
A trade-off for the low dropout voltage is a varying base drive requirement. But Micrel's Super Beta PNPTM process reduces this drive requirement to merely $1 \%$ of the load current.
The MIC29150-29750 family of regulators is fully protected from damage due to fault conditions. Current limiting is provided. This limiting is linear; output current under overload conditions is constant. Thermal shutdown disables the device when the die temperature exceeds the $125^{\circ} \mathrm{C}$ maximum safe operating temperature. Transient protection allows device (and load) survival even when the input voltage spikes between -20 V and +60 V . When the input voltage exceeds about 35 V to 40 V , the overvoltage sensor temporarily disables the regulator. The output structure of these regulators allows voltages in excess of the desired output voltage to be applied without reverse current flow. MIC29xx1 and MIC29xx2 versions offer a logic level ON/OFF control: when disabled, the devices draw nearly zero current.
An additional feature of this regulator family is a common pinout: a design's current requirement may change up or down yet use the same board layout, as all of these regulators have identical pinouts.


Figure 3. Linear regulators require only two capacitors for operation.

## Thermal Design

Linear regulators are simple to use. The most complicated design parameters to consider are thermal characteristics. Thermal design requires the following application-specific parameters:

- Maximum ambient temperature, $\mathrm{T}_{\mathrm{A}}$
- Output Current, I IOUT
- Output Voltage, $\mathrm{V}_{\text {OUT }}$
- Input Voltage, $\mathrm{V}_{\mathrm{IN}}$

First, we calculate the power dissipation of the regulator from these numbers and the device parameters from this datasheet.

$$
P_{D}=I_{\text {OUT }} \times\left(1.01 \mathrm{~V}_{\text {IN }}-V_{\text {OUT }}\right)
$$

Where the ground current is approximated by $1 \%$ of $\mathrm{I}_{\text {Out }}$. Then the heat sink thermal resistance is determined with this formula:

$$
\theta_{S A}=\frac{T_{J M A X}-T_{A}}{P_{D}}-\left(\theta_{J C}+\theta_{C S}\right)
$$

Where $\mathrm{T}_{\text {JMAX }} \leq 125^{\circ} \mathrm{C}$ and $\theta_{\mathrm{CS}}$ is between 0 and $2^{\circ} \mathrm{C} / \mathrm{W}$. The heat sink may be significantly reduced in applications where the minimum input voltage is known and is large compared with the dropout voltage. Use a series input resistor to drop excessive voltage and distribute the heat between this resistor and the regulator. The low dropout properties of Micrel Super Beta PNP regulators allow very significant reductions in regulator power dissipation and the associated heat sink without compromising performance. When this technique is employed, a capacitor of at least $0.1 \mu \mathrm{~F}$ is needed directly between the input and regulator ground.
Please refer to Application Note 9 and Application Hint 17 for further details and examples on thermal design and heat sink specification.

## Capacitor Requirements

For stability and minimum output noise, a capacitor on the regulator output is necessary. The value of this capacitor is dependent upon the output current; lower currents allow smaller capacitors. MIC29150-29750 regulators are stable with the following minimum capacitor values at full load:

| Device | Full Load Capacitor |
| :---: | :---: |
| MIC29150 | ............ 10رF |
| MIC29300 | ............ $10 \mu \mathrm{~F}$ |
| MIC29500 | ............ $10 \mu \mathrm{~F}$ |
| MIC29750 | ........ $22 \mu \mathrm{~F}$ |

This capacitor need not be an expensive low ESR type: aluminum electrolytics are adequate. In fact, extremely low ESR capacitors may contribute to instability. Tantalum capacitors are recommended for systems where fast load transient response is important.

Where the regulator is powered from a source with a high AC impedance, a $0.1 \mu \mathrm{~F}$ capacitor connected between Input and GND is recommended. This capacitor should have good characteristics to above 250 kHz .

## Minimum Load Current

The MIC29150-29750 regulators are specified between finite loads. If the output current is too small, leakage currents dominate and the output voltage rises. The following minimum load current swamps any expected leakage current across the operating temperature range:

| Device | Minimum Load |
| :---: | :---: |
| MIC29150 | 5 mA |
| MIC29300 | ...... 7 mA |
| MIC29500 | 10 mA |
| MIC29750 | 10 mA |

## Adjustable Regulator Design



Figure 4. Adjustable Regulator with Resistors

The adjustable regulator versions, MIC29xx2 and MIC29xx3, allow programming the output voltage anywhere between 1.25 V and the 26 V maximum operating rating of the family. Two resistors are used. Resistors can be quite large, up to $1 \mathrm{M} \Omega$, because of the very high input impedance and low bias current of the sense comparator: The resistor values are calculated by:

$$
\mathrm{R}_{1}=\mathrm{R}_{2} \times\left(\frac{\mathrm{V}_{\mathrm{OUT}}}{1.240}-1\right)
$$

Where $\mathrm{V}_{\mathrm{O}}$ is the desired output voltage. Figure 4 shows component definition. Applications with widely varying load currents may scale the resistors to draw the minimum load current required for proper operation (see above).

## Error Flag

MIC29xx1 and MIC29xx3 versions feature an Error Flag, which looks at the output voltage and signals an error condition when this voltage drops $5 \%$ below its expected value. The error flag is an open-collector output that pulls low under fault conditions. It may sink 10 mA . Low output voltage signifies a number of possible problems, including an overcurrent fault (the device is in current limit) and low input voltage. The flag output is inoperative during overtemperature shutdown conditions.

## Enable Input

MIC29xx1 and MIC29xx2 versions feature an enable (EN) input that allows ON/OFF control of the device. Special design allows "zero" current drain when the device is dis-abled-only microamperes of leakage current flows. The EN input has TTL/CMOS compatible thresholds for simple interfacing with logic, or may be directly tied to $\leq 30 \mathrm{~V}$. Enabling the regulator requires approximately $20 \mu \mathrm{~A}$ of current.

## General Description

The MIC29310 and MIC29312 are high-current, high-accuracy, low-dropout voltage regulators featuring fast transient recovery from input voltage surges and output load current changes. These regulators use a PNP pass element that features Micrel's proprietary Super ßeta PNP ${ }^{\text {TM }}$ process.
The MIC29310/2 is available in two versions: the three-pin fixed output MIC29310 and the five pin adjustable output voltage MIC29312. All versions are fully protected against overcurrent faults, reversed input polarity, reversed lead insertion, overtemperature operation, and positive and negative transient voltage spikes.
A TTL compatible enable (EN) control pin supports external on/off control. If on/off control is not required, the device may be continuously enabled by connecting EN to IN.
The MIC29310/2 is available in the standard three and five pin TO-220 package with an operating junction temperature range of $0^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$.

For applications requiring even lower dropout voltage, input voltage greater than 16V, or an error flag, see the MIC29300/ 29301/29302/29303.

## Features

- Fast transient response
- 3A current over full temperature range
- 600 mV dropout voltage at full load
- Low ground current
- Accurate $1 \%$ guaranteed tolerance
- "Zero" current shutdown mode (MIC29312)
- Fixed voltage and adjustable versions


## Applications

- Pentium ${ }^{\text {TM }}$ and Power PC $^{\text {TM }}$ processor supplies
- High-efficiency "green" computer systems
- High-efficiency linear power supplies
- High-efficiency switching supply post regulator
- Battery-powered equipment

Ordering Information

| Part Number | Temp. Range ${ }^{\star}$ | Voltage | Current | Package |
| :--- | :--- | :---: | :---: | :---: |
| MIC29310-3.3BT | $0^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 3.3 V | 3.0 A | TO-220-3 |
| MIC29310-5.0BT | $0^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 5.0 V | 3.0 A | TO-220-3 |
| MIC29312BT | $0^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | Adj. | 3.0 A | TO-220-5 |

* Junction Temperature


## Typical Application



Fixed Regulator Configuration

MIC29312


* For best performance, total series resistance (R1 + R2) should be small enough to pass the minimum regulator load current of 10 mA .
Adjustable Regulator Configuration


## Pin Configuration



On all devices, the Tab is grounded.
Pin Description
3-Pin TO-220 (MIC29310)

| Pin Number | Pin Name | Pin Function |
| :---: | :---: | :--- |
| 1 | IN | Unregulated Input: +16 V maximum supply. |
| 2 | GND | Ground: Internally connected to tab (ground). |
| 3 | OUT | Regulated Output |

## 5-Pin TO-220 (MIC29312)

| Pin Number | Pin Name | Pin Function |
| :---: | :---: | :--- |
| 1 | EN | Enable (Input): Logic-level ON/OFF control. |
| 2 | IN | Unregulated Input: +16V maximum supply. |
| 3 | GND | Ground: Internally connected to tab (ground). |
| 4 | OUT | Regulated Output |
| 5 | ADJ | Output Voltage Adjust: 1.240 V feedback from external resistive divider. |

## Absolute Maximum Ratings

Input Supply Voltage (Note 1) ........................ -20V to +20V
Power Dissipation $\qquad$ Internally Limited
Storage Temperature Range ................... $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Lead Temperature (Soldering, 5 sec .) $\qquad$ $260^{\circ} \mathrm{C}$

## Operating Ratings

Operating Junction Temperature ................. $0^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$\theta_{\mathrm{JC}}(\mathrm{TO}-220)$............................................................ $2^{\circ} \mathrm{C} / \mathrm{W}$
$\theta_{\mathrm{JA}}$ (TO-220) ......................................................... $55^{\circ} \mathrm{C} / \mathrm{W}$

## Electrical Characteristics

All measurements at $T_{J}=25^{\circ} \mathrm{C}$ unless otherwise noted. Bold values are guaranteed across the operating temperature range.

| Parameter | Condition | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Output Voltage | $10 \mathrm{~mA} \leq \mathrm{I}_{\mathrm{O}} \leq \mathrm{I}_{\mathrm{FL}},\left(\mathrm{V}_{\mathrm{OUT}}+1 \mathrm{~V}\right) \leq \mathrm{V}_{\mathrm{IN}} \leq 8 \mathrm{~V}$ (Note 2) | -2 |  | 2 | \% |
| Line Regulation | $\mathrm{I}_{\mathrm{O}}=10 \mathrm{~mA},\left(\mathrm{~V}_{\text {OUT }}+1 \mathrm{~V}\right) \leq \mathrm{V}_{\text {IN }} \leq 16 \mathrm{~V}$ |  | 0.06 | 0.5 | \% |
| Load Regulation | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {OUT }}+1 \mathrm{~V}, 10 \mathrm{~mA} \leq \mathrm{I}_{\text {OUT }} \leq \mathrm{I}_{\text {FULL LOAD }}($ Notes 2, 6) |  | 0.2 | 1 | \% |
| $\Delta \mathrm{V}_{\mathrm{O}} / \Delta \mathrm{T}$ | Output Voltage Temperature Coefficient (Note 6) |  | 20 | 100 | ppm $/{ }^{\circ} \mathrm{C}$ |
| Dropout Voltage | $\begin{aligned} & \Delta \mathrm{V}_{\mathrm{OUT}}=-1 \%,(\text { Note } 3) \\ & \text { MIC29310/29312 } \mathrm{I}_{\mathrm{O}}=100 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{O}}=750 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{O}}=1.5 \mathrm{~A} \\ & \mathrm{I}_{\mathrm{O}}=3 \mathrm{~A} \end{aligned}$ |  | $\begin{gathered} 80 \\ 220 \\ 330 \\ 600 \end{gathered}$ | $\begin{aligned} & 200 \\ & 1000 \end{aligned}$ | $\begin{aligned} & \mathrm{mV} \\ & \mathrm{mV} \\ & \mathrm{mV} \\ & \mathrm{mV} \end{aligned}$ |
| Ground Current | $\begin{aligned} & \text { MIC29310/29312 } \mathrm{I}_{\mathrm{O}}=750 \mathrm{~mA}, \mathrm{~V}_{\text {IN }}=\mathrm{V}_{\text {OUT }}+1 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{O}}=1.5 \mathrm{~A} \\ & \mathrm{I}_{\mathrm{O}}=3 \mathrm{~A} \end{aligned}$ |  | $\begin{gathered} \hline 5 \\ 15 \\ 60 \end{gathered}$ | $\begin{aligned} & 20 \\ & 150 \end{aligned}$ | mA <br> mA <br> mA |
| $I_{\text {GNDDO }}$ Ground Pin Current at Dropout | $\mathrm{V}_{\text {IN }}=0.5 \mathrm{~V}$ less than specified $\mathrm{V}_{\text {OUT }} \cdot \mathrm{I}_{\text {OUT }}=10 \mathrm{~mA}$ |  | 2 | 3 | mA |
| Current Limit | MIC29310/29312 $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}($ Note 4) | 3.0 | 3.8 |  | A |
| Minimum Load Current |  |  | 7 | 10 | mA |
| $e_{n}$, Output Noise Voltage $(10 \mathrm{~Hz} \text { to } 100 \mathrm{kHz}) \mathrm{I}_{\mathrm{L}}=100 \mathrm{~mA}$ | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=10 \mu \mathrm{~F} \\ & \mathrm{C}_{\mathrm{L}}=33 \mu \mathrm{~F} \end{aligned}$ |  | $\begin{aligned} & 400 \\ & 260 \end{aligned}$ |  | $\begin{aligned} & \mu \mathrm{V}_{\mathrm{RMS}} \\ & \mu \mathrm{~V}_{\mathrm{RMS}} \end{aligned}$ |

Reference (MIC29312 only)

| Reference Voltage | $10 \mathrm{~mA} \leq \mathrm{I}_{\mathrm{O}} \leq \mathrm{I}_{\mathrm{FL}}, \mathrm{V}_{\mathrm{OUT}}+1 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq 8 \mathrm{~V}$ (Note 2) | $\mathbf{1 . 2 1 5}$ |  | $\mathbf{1 . 2 6 5}$ |
| :--- | :--- | :---: | :---: | :---: |
| Adjust Pin Bias Current |  |  | $\mathrm{V}_{\mathrm{MAX}}$ |  |
| Reference Voltage | (Note 7) |  | 80 | nA |
| Temperature Coefficient |  | 20 | $\mathrm{nPm} /{ }^{\circ} \mathrm{C}$ |  |
| Adjust Pin Bias Current <br> Temperature Coefficient |  | 0.1 |  | $\mathrm{nA} /{ }^{\circ} \mathrm{C}$ |


| Parameter | Conditions | Min | Typical | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Enable Input (MIC29312 only) |  |  |  |  |  |
| Input Logic Voltage | Low (Off) <br> High (On) | 2.4 |  | 0.8 | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| Enable (EN) Pin Input Current | $\mathrm{V}_{\mathrm{EN}}=\mathrm{V}_{\mathrm{IN}}$ |  | 15 | $\begin{aligned} & 30 \\ & 75 \end{aligned}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
|  | $\mathrm{V}_{\mathrm{EN}}=0.8 \mathrm{~V}$ |  | - | 2 | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| Regulator Output Current in Shutdown | (Note 8) |  | 10 | 20 | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ |

General Note: Devices are ESD sensitive. Handling precautions recommended.
Note 1: The maximum continuous supply voltage is 16 V .
Note 2: Full Load current is defined as 3 A for the MIC29310/29312. For testing, $\mathrm{V}_{\text {OUT }}$ is programmed to 5 V .
Note 3: Dropout voltage is defined as the input-to-output differential when the output voltage drops to $99 \%$ of its nominal value with $\mathrm{V}_{\text {OUT }}+1 \mathrm{~V}$ applied to $\mathrm{V}_{\mathrm{IN}}$.
Note 4: For this test, $\mathrm{V}_{\text {IN }}$ is the larger of 8 V or $\mathrm{V}_{\mathrm{OUT}}+3 \mathrm{~V}$.
Note 5: Ground pin current is the regulator quiescent current. The total current drawn from the source is the sum of the load current plus the ground pin current.
Note 6: Output voltage temperature coefficient is defined as the worst case voltage change divided by the total temperature range.
Note 7: $\quad \mathrm{V}_{\mathrm{REF}} \leq \mathrm{V}_{\mathrm{OUT}} \leq\left(\mathrm{V}_{\mathrm{IN}}-1 \mathrm{~V}\right), 2.4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq 16 \mathrm{~V}, 10 \mathrm{~mA}<\mathrm{I}_{\mathrm{L}} \leq \mathrm{I}_{\mathrm{FL}}, \mathrm{T}_{\mathrm{J}} \leq \mathrm{T}_{\mathrm{J} \text { MAX }}$.
Note 8: $\quad \mathrm{V}_{\mathrm{EN}} \leq 0.8 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{IN}} \leq 8 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}=0$.

## Block Diagram



## Typical Characteristics



MIC29312 Line Transient Response with 3A Load, $100 \mu$ F Output Capacitance


MIC2931x Dropout Voltage


MIC29310-3.3 Dropout Characteristics








MIC29310-3.3 Output Voltage


MIC29312 Adjust Pin Current






## Applications Information

The MIC29310 and MIC29312 are high performance lowdropout voltage regulators suitable for all moderate to highcurrent voltage regulator applications. Their 600 mV of dropout voltage at full load make them especially valuable in battery powered systems and as high efficiency noise filters in "post-regulator" applications. Unlike older NPN-pass transistor designs, where the minimum dropout voltage is limited by the base-emitter voltage drop and collector-emitter saturation voltage, dropout performance of the PNP output of these devices is limited merely by the low $\mathrm{V}_{\mathrm{CE}}$ saturation voltage.
A trade-off for the low dropout voltage is a varying base drive requirement. But Micrel's Super Beta PNPTM process reduces this drive requirement to merely $2 \%$ to $5 \%$ of the load current.
MIC29310/312 regulators are fully protected from damage due to fault conditions. Current limiting is provided. This limiting is linear; output current under overload conditions is constant. Thermal shutdown disables the device when the die temperature exceeds the maximum safe operating temperature. Transient protection allows device (and load) survival even when the input voltage spike above and below nominal. The output structure of these regulators allows voltages in excess of the desired output voltage to be applied without reverse current flow. The MIC29312 version offers a logic level ON/OFF control: when disabled, the devices draw nearly zero current.
An additional feature of this regulator family is a common pinout: a design's current requirement may change up or down yet use the same board layout, as all of Micrel's highcurrent Super ßeta PNP ${ }^{\text {TM }}$ regulators have identical pinouts.


Figure 3. The MIC29310 regulator requires only two capacitors for operation.

## Thermal Design

Linear regulators are simple to use. The most complicated design parameters to consider are thermal characteristics. Thermal design requires the following application-specific parameters:

- Maximum ambient temperature, $\mathrm{T}_{\mathrm{A}}$
- Output Current, I IOUT
- Output Voltage, $\mathrm{V}_{\text {OUT }}$
- Input Voltage, $\mathrm{V}_{\mathrm{IN}}$

First, we calculate the power dissipation of the regulator from these numbers and the device parameters from this datasheet.

$$
P_{D}=I_{\text {OUT }} \times\left(1.02 \mathrm{~V}_{\text {IN }}-V_{\text {OUT }}\right)
$$

Where the ground current is approximated by $2 \%$ of $\mathrm{I}_{\text {Out }}$. Then the heat sink thermal resistance is determined with this formula:

$$
\theta_{S A}=\frac{T_{J M A X}-T_{A}}{P_{D}}-\left(\theta_{J C}+\theta_{C S}\right)
$$

Where $T_{J M A X} \leq 125^{\circ} \mathrm{C}$ and $\theta_{\mathrm{CS}}$ is between 0 and $2^{\circ} \mathrm{C} / \mathrm{W}$. The heat sink may be significantly reduced in applications where the minimum input voltage is known and is large compared with the dropout voltage. Use a series input resistor to drop excessive voltage and distribute the heat between this resistor and the regulator. The low dropout properties of Micrel Super Beta PNP regulators allow very significant reductions in regulator power dissipation and the associated heat sink without compromising performance. When this technique is employed, a capacitor of at least $0.1 \mu \mathrm{~F}$ is needed directly between the input and regulator ground.
Please refer to Application Note 9 for further details and examples on thermal design and heat sink specification.

## Capacitor Requirements

For stability and minimum output noise, a capacitor on the regulator output is necessary. The value of this capacitor is dependent upon the output current; lower currents allow smaller capacitors. MIC29310/2 regulators are stable with a minimum capacitor value of $10 \mu \mathrm{~F}$ at full load.
This capacitor need not be an expensive low ESR type: aluminum electrolytics are adequate. In fact, extremely low ESR capacitors may contribute to instability. Tantalum capacitors are recommended for systems where fast load transient response is important.
Where the regulator is powered from a source with a high AC impedance, a $0.1 \mu \mathrm{~F}$ capacitor connected between Input and GND is recommended. This capacitor should have good characteristics to above 250 kHz .

## Transient Response and 5V to 3.3V Conversion

The MIC29310/2 have excellent response to variations in input voltage and load current. By virtue of their low dropout voltage, these devices do not saturate into dropout as readily as similar NPN-based designs. A 3.3 V output Micrel LDO will maintain full speed and performance with an input supply as low as 4.2 V , and will still provide some regulation with supplies down to 3.8 V , unlike NPN devices that require 5.1 V or more for good performance and become nothing more than a resistor under 4.6 V of input. Micrel's PNP regulators provide superior performance in " 5 V to 3.3 V " conversion applications than NPN regulators, especially when all tolerances are considered.

## Minimum Load Current

The MIC29310/2 regulators are specified between finite loads. If the output current is too small, leakage currents dominate and the output voltage rises. A 10 mA minimum load current is necessary for proper regulation.
Adjustable Regulator Design


Figure 4. Adjustable Regulator with Resistors

The adjustable regulator version, MIC29312, allows programming the output voltage anywhere between 1.25 V and the 15 V maximum operating rating of the family. Two resistors are used. Resistors can be quite large, up to $1 \mathrm{M} \Omega$, because of the very high input impedance and low bias current of the sense comparator. The resistor values are calculated by:

$$
\mathrm{R} 1=\mathrm{R} 2 \times\left(\frac{\mathrm{V}_{\text {OUT }}}{1.240}-1\right)
$$

Where $\mathrm{V}_{\mathrm{O}}$ is the desired output voltage. Figure 4 shows component definition. Applications with widely varying load currents may scale the resistors to draw the minimum load current required for proper operation (see the table below).

## Enable Input

The MIC29312 version features an enable (EN) input that allows ON/OFF control of the device. Special design allows "zero" current drain when the device is disabled-only microamperes of leakage current flows. The EN input has TTL/ CMOS compatible thresholds for simple interfacing with logic, or may be directly tied to $\mathrm{V}_{\mathrm{IN}}$. Enabling the regulator requires approximately $20 \mu \mathrm{~A}$ of current into the EN pin.

## Resistor Value Table for the MIC29312 Adjustable Regulator

| Voltage | Standard ( $\Omega$ ) |  | Min. Load ( $\Omega$ ) |  |
| :---: | :---: | :---: | :---: | :---: |
|  | R1 | R2 | R1 | R2 |
| 2.85 | 100 k | 76.8 k | 162 | 124 |
| 2.9 | 100 k | 75.0 k | 165 | 124 |
| 3.0 | 100 k | 69.8 k | 174 | 124 |
| 3.1 | 100 k | 66.5 k | 187 | 124 |
| 3.15 | 100 k | 64.9 k | 191 | 124 |
| 3.3 | 100 k | 60.4 k | 205 | 124 |
| 3.45 | 100 k | 56.2 k | 221 | 124 |
| 3.6 | 100 k | 52.3 k | 237 | 124 |
| 3.8 | 100 k | 48.7 k | 255 | 124 |
| 4.0 | 100 k | 45.3 k | 274 | 124 |
| 4.1 | 100 k | 43.2 k | 287 | 124 |

Note: This regulator has a minimum load requirement. "Standard" values assume the load meets this requirement. "Minimum Load" values are calculated to draw 10 mA and allow regulation with an open load (the minimum current drawn from the load may be zero).

## General Description

The MIC29510 and MIC29512 are high-current, high-accuracy, low-dropout voltage regulators featuring fast transient recovery from input voltage surges and output load current changes. These regulators use a PNP pass element that features Micrel's proprietary Super ßeta PNP ${ }^{\text {TM }}$ process.
The MIC29510/2 is available in two versions: the three pin fixed output MIC29510 and the five pin adjustable output voltage MIC29512. All versions are fully protected against overcurrent faults, reversed input polarity, reversed lead insertion, overtemperature operation, and positive and negative transient voltage spikes.
A TTL compatible enable (EN) control pin supports external on/off control. If on/off control is not required, the device may be continuously enabled by connecting EN to IN.
The MIC29510/2 is available in the standard three and five pin TO-220 package with an operating junction temperature range of $0^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$.

For applications requiring even lower dropout voltage, input voltage greater than 16V, or an error flag, see the MIC29500/ 29501/29502/29503.

## Features

- Fast transient response
- 5A current capability
- 700 mV dropout voltage at full load
- Low ground current
- Accurate $1 \%$ guaranteed tolerance
- "Zero" current shutdown mode (MIC29512)
- Fixed voltage and adjustable versions


## Applications

- Pentium ${ }^{\text {TM }}$ and Power $\mathrm{PC}^{\text {TM }}$ processor supplies
- High-efficiency "green" computer systems
- High-efficiency linear power supplies
- High-efficiency switching supply post regulator
- Battery-powered equipment


## Ordering Information

| Part Number | Temp. Range ${ }^{*}$ | Voltage | Current | Package |
| :--- | :---: | :---: | :---: | :---: |
| MIC29510-3.3BT | $0^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 3.3 V | 5.0 A | TO-220-3 |
| MIC29510-5.0BT | $0^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 5.0 V | 5.0 A | TO-220-3 |
| MIC29512BT | $0^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | Adj. | 5.0 A | TO-220-5 |

* Junction Temperature


## Typical Application

## MIC29510



MIC29512


Adjustable Regulator Configuration

## Pin Configuration



On all devices, the Tab is grounded.
Pin Description
3-Pin TO-220 (MIC29510)

| Pin Number | Pin Name | Pin Function |
| :---: | :---: | :--- |
| 1 | IN | Unregulated Input: +16 V maximum supply. |
| 2 | GND | Ground: Internally connected to tab (ground). |
| 3 | OUT | Regulated Output |

## 5-Pin TO-220 (MIC29512)

| Pin Number | Pin Name | Pin Function |
| :---: | :---: | :--- |
| 1 | EN | Enable (Input): Logic-level ON/OFF control. |
| 2 | IN | Unregulated Input: +16V maximum supply. |
| 3 | GND | Ground: Internally connected to tab (ground). |
| 4 | OUT | Regulated Output |
| 5 | ADJ | Output Voltage Adjust: 1.240 V feedback from external resistive divider. |

## Absolute Maximum Ratings

Input Supply Voltage (Note 1) ....................... -20V to +20V
Power Dissipation $\qquad$ Internally Limited Storage Temperature Range .................. $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$

## Operating Ratings

Operating Junction Temperature ................. $0^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$\theta_{\mathrm{JC}}\left(\right.$ TO-220) ............................................................... $2^{\circ} \mathrm{C} / \mathrm{W}$ $\theta_{\mathrm{JA}}$ (TO-220) ......................................................... $55^{\circ} \mathrm{C} / \mathrm{W}$ $260^{\circ} \mathrm{C}$

## Electrical Characteristics

All measurements at $\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$ unless otherwise noted. Bold values are guaranteed across the operating temperature range.

| Parameter | Condition | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Output Voltage | $10 \mathrm{~mA} \leq \mathrm{I}_{\mathrm{O}} \leq \mathrm{I}_{\mathrm{FL}},\left(\mathrm{V}_{\mathrm{OUT}}+1 \mathrm{~V}\right) \leq \mathrm{V}_{\text {IN }} \leq 8 \mathrm{~V}$ (Note 2) | -2 |  | 2 | \% |
| Line Regulation | $\mathrm{I}_{\mathrm{O}}=10 \mathrm{~mA},\left(\mathrm{~V}_{\text {OUT }}+1 \mathrm{~V}\right) \leq \mathrm{V}_{\text {IN }} \leq 8 \mathrm{~V}$ |  | 0.06 | 0.5 | \% |
| Load Regulation | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {OUT }}+1 \mathrm{~V}, 10 \mathrm{~mA} \leq \mathrm{I}_{\text {OUT }} \leq \mathrm{I}_{\text {FULL LOAD }}($ Notes 2, 6) |  | 0.2 | 1 | \% |
| $\Delta \mathrm{V}_{\mathrm{O}} / \Delta \mathrm{T}$ | Output Voltage Temperature Coefficient (Note 6) |  | 20 | 100 | ppm $/{ }^{\circ} \mathrm{C}$ |
| Dropout Voltage | $\begin{aligned} & \hline \Delta \mathrm{V}_{\mathrm{OUT}}=-1 \%,(\text { Note } 3) \\ & \text { MIC29510/29512 } \mathrm{I}_{\mathrm{O}}=100 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{O}}=750 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{O}}=1.5 \mathrm{~A} \\ & \mathrm{I}_{\mathrm{O}}=3 \mathrm{~A} \\ & \mathrm{I}_{\mathrm{O}}=5 \mathrm{~A} \\ & \hline \end{aligned}$ |  | $\begin{gathered} 80 \\ 200 \\ 320 \\ 500 \\ 700 \end{gathered}$ | $\begin{aligned} & 200 \\ & 1000 \end{aligned}$ | $\begin{aligned} & \mathrm{mV} \\ & \mathrm{mV} \\ & \mathrm{mV} \\ & \mathrm{mV} \\ & \mathrm{mV} \end{aligned}$ |
| Ground Current | $\begin{aligned} & \mathrm{MIC} 29510 / 29512 \mathrm{I}_{\mathrm{O}}=750 \mathrm{~mA}, \mathrm{~V}_{\text {IN }}=\mathrm{V}_{\text {OUT }}+1 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{O}}=1.5 \mathrm{~A} \\ & \mathrm{I}_{\mathrm{O}}=3 \mathrm{~A} \\ & \mathrm{I}_{\mathrm{O}}=5 \mathrm{~A} \end{aligned}$ |  | $\begin{gathered} \hline 3 \\ 10 \\ 36 \\ 100 \end{gathered}$ | $\begin{aligned} & 20 \\ & 150 \end{aligned}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \\ & \mathrm{~mA} \\ & \mathrm{~mA} \end{aligned}$ |
| $\mathrm{I}_{\text {GNDDO }}$ Ground Pin Current at Dropout | $\mathrm{V}_{\text {IN }}=0.5 \mathrm{~V}$ less than specified $\mathrm{V}_{\text {OUT }} \cdot \mathrm{I}_{\text {OUT }}=10 \mathrm{~mA}$ |  | 2 | 3 | mA |
| Current Limit | MIC29510/29512 $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}($ Note 4) | 5.0 | 6.5 |  | A |
| $\mathrm{e}_{\mathrm{n}}$, Output Noise Voltage $(10 \mathrm{~Hz} \text { to } 100 \mathrm{kHz}) \mathrm{I}_{\mathrm{L}}=100 \mathrm{~mA}$ | $\mathrm{C}_{\mathrm{L}}=47 \mu \mathrm{~F}$ |  | 260 |  | $\mu \mathrm{V}_{\text {RMS }}$ |

## Reference (MIC29512 only)

| Reference Voltage | $10 \mathrm{~mA} \leq \mathrm{I}_{\mathrm{O}} \leq \mathrm{I}_{\mathrm{FL}}, \mathrm{V}_{\mathrm{OUT}}+1 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq 8 \mathrm{~V}$ (Note 2) | $\mathbf{1 . 2 1 5}$ |  | $\mathbf{1 . 2 6 5}$ |
| :--- | :--- | :---: | :---: | :---: |
| Adjust Pin Bias Current |  |  | $\mathrm{V}_{\mathrm{MAX}}$ |  |
| Reference Voltage | (Note 7) |  | 80 | nA |
| Temperature Coefficient |  | 20 | $\mathrm{nPm} /{ }^{\circ} \mathrm{C}$ |  |
| Adjust Pin Bias Current <br> Temperature Coefficient |  | 0.1 |  | $\mathrm{nA} /{ }^{\circ} \mathrm{C}$ |


| Parameter | Conditions | Min | Typical | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Enable Input (MIC29512 only) |  |  |  |  |  |
| Input Logic Voltage | Low (Off) <br> High (On) | 2.4 |  | 0.8 | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| Enable (EN) Pin Input Current | $\mathrm{V}_{\mathrm{EN}}=\mathrm{V}_{\mathrm{IN}}$ |  | 15 | $\begin{aligned} & 30 \\ & 75 \end{aligned}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
|  | $\mathrm{V}_{\mathrm{EN}}=0.8 \mathrm{~V}$ |  | - | 2 | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| Regulator Output Current in Shutdown | (Note 8) |  | 10 | 20 | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ |

General Note: Devices are ESD sensitive. Handling precautions recommended.
Note 1: The maximum continuous supply voltage is 16 V .
Note 2: Full Load current is defined as 5 A for the MIC29510/29512. For testing, $\mathrm{V}_{\text {OUT }}$ is programmed to 5 V .
Note 3: Dropout voltage is defined as the input-to-output differential when the output voltage drops to $99 \%$ of its nominal value with $\mathrm{V}_{\text {OUT }}+1 \mathrm{~V}$ applied to $\mathrm{V}_{\mathrm{IN}}$.
Note 4: For this test, $\mathrm{V}_{\text {IN }}$ is the larger of 8 V or $\mathrm{V}_{\mathrm{OUT}}+3 \mathrm{~V}$.
Note 5: Ground pin current is the regulator quiescent current. The total current drawn from the source is the sum of the load current plus the ground pin current.

Note 6: Output voltage temperature coefficient is defined as the worst case voltage change divided by the total temperature range.
Note 7: $\quad \mathrm{V}_{\mathrm{REF}} \leq \mathrm{V}_{\mathrm{OUT}} \leq\left(\mathrm{V}_{\mathrm{IN}}-1 \mathrm{~V}\right), 2.4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq 16 \mathrm{~V}, 10 \mathrm{~mA}<\mathrm{I}_{\mathrm{L}} \leq \mathrm{I}_{\mathrm{FL}}, \mathrm{T}_{\mathrm{J}} \leq \mathrm{T}_{\mathrm{J} \text { MAX }}$.
Note 8: $\quad \mathrm{V}_{\mathrm{EN}} \leq 0.8 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{IN}} \leq 8 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}=0$.

## Block Diagram



## Typical Characteristics



MIC2951x Dropout Voltage


MIC2951x Dropout Voltage vs. Temperature


MIC29510-3.3 Dropout Characteristics






## MIC2951x Ground Current




MIC29512 Adjust Pin Current



MIC2951x-3.3 Ground Current




## Applications Information

The MIC29510 and MIC29512 are high performance lowdropout voltage regulators suitable for all moderate to highcurrent voltage regulator applications. Their 600 mV of dropout voltage at full load make them especially valuable in battery powered systems and as high efficiency noise filters in "post-regulator" applications. Unlike older NPN-pass transistor designs, where the minimum dropout voltage is limited by the base-emitter voltage drop and collector-emitter saturation voltage, dropout performance of the PNP output of these devices is limited merely by the low $\mathrm{V}_{\mathrm{CE}}$ saturation voltage.
A trade-off for the low dropout voltage is a varying base drive requirement. But Micrel's Super Beta PNPTM process reduces this drive requirement to merely 2 to $5 \%$ of the load current.
MIC29510/512 regulators are fully protected from damage due to fault conditions. Current limiting is provided. This limiting is linear; output current under overload conditions is constant. Thermal shutdown disables the device when the die temperature exceeds the maximum safe operating temperature. Transient protection allows device (and load) survival even when the input voltage spike above and below nominal. The output structure of these regulators allows voltages in excess of the desired output voltage to be applied without reverse current flow. The MIC29512 version offers a logic level ON/OFF control: when disabled, the devices draw nearly zero current.
An additional feature of this regulator family is a common pinout: a design's current requirement may change up or down yet use the same board layout, as all of Micrel's highcurrent Super ßeta PNP ${ }^{\text {TM }}$ regulators have identical pinouts.


Figure 3. The MIC29510 LDO regulator requires only two capacitors for operation.

## Thermal Design

Linear regulators are simple to use. The most complicated design parameters to consider are thermal characteristics. Thermal design requires the following application-specific parameters:

- Maximum ambient temperature, $\mathrm{T}_{\mathrm{A}}$
- Output Current, I IOUT
- Output Voltage, $\mathrm{V}_{\text {OUT }}$
- Input Voltage, $\mathrm{V}_{\mathrm{IN}}$

First, we calculate the power dissipation of the regulator from these numbers and the device parameters from this datasheet.

$$
P_{D}=I_{\text {OUT }} \times\left(1.02 \mathrm{~V}_{\text {IN }}-V_{\text {OUT }}\right)
$$

Where the ground current is approximated by $2 \%$ of $\mathrm{I}_{\text {Out }}$. Then the heat sink thermal resistance is determined with this formula:

$$
\theta_{S A}=\frac{T_{J M A X}-T_{A}}{P_{D}}-\left(\theta_{J C}+\theta_{C S}\right)
$$

Where $T_{\text {JMAX }} \leq 125^{\circ} \mathrm{C}$ and $\theta_{\text {CS }}$ is between 0 and $2^{\circ} \mathrm{C} / \mathrm{W}$. The heat sink may be significantly reduced in applications where the minimum input voltage is known and is large compared with the dropout voltage. Use a series input resistor to drop excessive voltage and distribute the heat between this resistor and the regulator. The low dropout properties of Micrel Super Beta PNP regulators allow very significant reductions in regulator power dissipation and the associated heat sink without compromising performance. When this technique is employed, a capacitor of at least $0.1 \mu \mathrm{~F}$ is needed directly between the input and regulator ground.
Please refer to Application Note 9 for further details and examples on thermal design and heat sink specification.

## Capacitor Requirements

For stability and minimum output noise, a capacitor on the regulator output is necessary. The value of this capacitor is dependent upon the output current; lower currents allow smaller capacitors. MIC29510/2 regulators are stable with a minimum capacitor value of $47 \mu \mathrm{~F}$ at full load.
This capacitor need not be an expensive low ESR type: aluminum electrolytics are adequate. In fact, extremely low ESR capacitors may contribute to instability. Tantalum capacitors are recommended for systems where fast load transient response is important.
Where the regulator is powered from a source with a high AC impedance, a $0.1 \mu \mathrm{~F}$ capacitor connected between Input and GND is recommended. This capacitor should have good characteristics to above 250 kHz .

## Transient Response and 5V to 3.3V Conversion

The MIC29510/2 have excellent response to variations in input voltage and load current. By virtue of their low dropout voltage, these devices do not saturate into dropout as readily as similar NPN-based designs. A 3.3 V output Micrel LDO will maintain full speed and performance with an input supply as low as 4.2 V , and will still provide some regulation with supplies down to 3.8 V , unlike NPN devices that require 5.1 V or more for good performance and become nothing more than a resistor under 4.6 V of input. Micrel's PNP regulators provide superior performance in " 5 V to 3.3 V " conversion applications than NPN regulators, especially when all tolerances are considered.

## Adjustable Regulator Design



Figure 4. Adjustable Regulator with Resistors
The adjustable regulator version, MIC29512, allows programming the output voltage anywhere between 1.25 V and
the 16 V maximum operating rating of the family. Two resistors are used. Resistors can be quite large, up to $100 \mathrm{k} \Omega$, because of the very high input impedance and low bias current of the sense comparator. The resistor values are calculated by:

$$
\mathrm{R} 1=\mathrm{R} 2 \times\left(\frac{\mathrm{V}_{\text {OUT }}}{1.240}-1\right)
$$

Where $\mathrm{V}_{\mathrm{O}}$ is the desired output voltage. Figure 4 shows component definition.

## Enable Input

The MIC29512 versions features an enable (EN) input that allows ON/OFF control of the device. Special design allows "zero" current drain when the device is disabled-only microamperes of leakage current flows. The EN input has TTL/ CMOS compatible thresholds for simple interfacing with logic, or may be directly tied to $\mathrm{V}_{\mathrm{IN}}$. Enabling the regulator requires approximately $20 \mu \mathrm{~A}$ of current into the EN pin.

## Resistor Value Table for the MIC29512 Adjustable Regulator

| Voltage | Standard ( $\Omega$ ) |  |
| :---: | :---: | :---: |
|  | R1 | R2 |
| 2.85 | 100 k | 76.8 k |
| 2.9 | 100 k | 75.0 k |
| 3.0 | 100 k | 69.8 k |
| 3.1 | 100 k | 66.5 k |
| 3.15 | 100 k | 64.9 k |
| 3.3 | 100 k | 60.4 k |
| 3.45 | 100 k | 56.2 k |
| 3.6 | 100 k | 52.3 k |
| 3.8 | 100 k | 48.7 k |
| 4.0 | 100 k | 45.3 k |
| 4.1 | 100 k | 43.2 k |

## General Description

The MIC29710 and MIC29712 are high-current, high-accuracy, low-dropout voltage regulators featuring fast transient recovery from input voltage surges and output load current changes. These regulators use a PNP pass element that features Micrel's proprietary Super Beta PNPTM process
The MIC29710/2 is available in two versions: the three pin fixed output MIC29710 and the five pin adjustable output voltage MIC29712. All versions are fully protected against overcurrent faults, reversed lead insertion, overtemperature operation, and positive and negative transient voltage spikes.
A TTL compatible enable (EN) control pin supports external on/off control. If on/off control is not required, the device may be continuously enabled by connecting EN to IN.
The MIC29710/2 is available in the standard three and five pin TO-220 package with an operating junction temperature range of $0^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$.

## Features

- Fast transient response
- 7.5A current capability
- 700 mV dropout voltage at full load
- Low ground current
- Accurate 2\% guaranteed tolerance
- "Zero" current shutdown mode (MIC29712)
- No minimum load current
- Fixed voltage and adjustable versions


## Applications

- Pentium ${ }^{\text {TM }}$, Pentium Plus ${ }^{\text {TM }}$, and Power PC $^{\top M}$ processor supplies
- High-efficiency "green" computer systems
- High-efficiency linear power supplies
- High-efficiency switching supply post regulator
- Battery-powered equipment

For applications requiring even lower dropout voltage or input voltage greater than 16V, see the MIC29750/29752.

## Ordering Information

| Part Number | Temp. Range ${ }^{*}$ | Voltage | Current | Package |
| :--- | :---: | :---: | :---: | :---: |
| MIC29710-3.3BT | $0^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 3.3 V | 7.5 A | TO-220-3 |
| MIC29710-5.0BT | $0^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 5.0 V | 7.5 A | TO-220-3 |
| MIC29712BT | $0^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | Adj. | 7.5 A | TO-220-5 |

* Junction Temperature


## Typical Application

MIC29710


MIC29712


Fixed Regulator Configuration
Adjustable Regulator Configuration

## Pin Configuration



On all devices, the Tab is grounded.

## Pin Description

3-Pin TO-220 (MIC29710)

| Pin Number | Pin Name | Pin Function |
| :---: | :---: | :--- |
| 1 | IN | Unregulated Input: +16 V maximum supply. |
| 2 | GND | Ground: Internally connected to tab (ground). |
| 3 | OUT | Regulated Output |

## 5-Pin TO-220 (MIC29712)

| Pin Number | Pin Name | Pin Function |
| :---: | :---: | :--- |
| 1 | EN | Enable (Input): Logic-level ON/OFF control. |
| 2 | IN | Unregulated Input: +16V maximum supply. |
| 3 | GND | Ground: Internally connected to tab (ground). |
| 4 | OUT | Regulated Output |
| 5 | ADJ | Output Voltage Adjust: 1.240 V feedback from external resistive divider. |

## Absolute Maximum Ratings

Input Supply Voltage, Note $1 \ldots . . . . . . . . . . . . . . . . . . . ~$
Power Dissipation ............................. Internally Limited
Powe +20 V
Storage Temperature Range .................. $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Lead Temperature (Soldering, 5 sec.)................ $260^{\circ} \mathrm{C}$
$\qquad$

## Operating Ratings

Operating Junction Temperature ................. $0^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$\theta_{\mathrm{JC}}(\mathrm{TO}-220)$............................................................ $2^{\circ} \mathrm{C} / \mathrm{W}$ $\theta_{\mathrm{JA}}$ (TO-220) ................................................................. $55^{\circ} \mathrm{C} / \mathrm{W}$

## Electrical Characteristics

All measurements at $T_{J}=25^{\circ} \mathrm{C}$ unless otherwise noted. Bold values are guaranteed across the operating temperature range.

| Parameter | Condition | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Output Voltage | $10 \mathrm{~mA} \leq \mathrm{I}_{\mathrm{O}} \leq 7.5 \mathrm{~A},\left(\mathrm{~V}_{\mathrm{OUT}}+1 \mathrm{~V}\right) \leq \mathrm{V}_{\text {IN }} \leq 8 \mathrm{~V}$, Note 2 | -2 |  | 2 | \% |
| Line Regulation | $\mathrm{I}_{\mathrm{O}}=10 \mathrm{~mA},\left(\mathrm{~V}_{\text {OUT }}+1 \mathrm{~V}\right) \leq \mathrm{V}_{\text {IN }} \leq 8 \mathrm{~V}$ |  | 0.06 | 0.5 | \% |
| Load Regulation | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {OUT }}+1 \mathrm{~V}, 10 \mathrm{~mA} \leq \mathrm{I}_{\text {OUT }} \leq 7.5 \mathrm{~A}$, Notes 2, 6 |  | 0.2 | 1 | \% |
| Output Voltage <br> Temperature Coefficient | $\Delta \mathrm{V}_{\mathrm{O}} / \Delta \mathrm{T}$, Note 6 |  | 20 | 100 | ppm $/{ }^{\circ} \mathrm{C}$ |
| Dropout Voltage | $\begin{array}{ll} \Delta \mathrm{V}_{\text {OUT }}=-1 \%,(\text { Note 3) } & \\ \text { MIC29710/29712 } & \mathrm{I}_{\mathrm{O}}=100 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{O}}=750 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{O}}=1.5 \mathrm{~A} \\ & \mathrm{I}_{\mathrm{O}}=3 \mathrm{~A} \\ & \mathrm{I}_{\mathrm{O}}=5 \mathrm{~A} \\ & \mathrm{I}_{\mathrm{O}}=7.5 \mathrm{~A} \\ \hline \end{array}$ |  | $\begin{gathered} 80 \\ 180 \\ 220 \\ 300 \\ 450 \\ 700 \end{gathered}$ | 200 $1000$ | mV <br> mV <br> mV <br> mV <br> mV <br> mV |
| Ground Current | $\begin{array}{ll} \hline \text { MIC29710/29712 } & \mathrm{I}_{\mathrm{O}}=750 \mathrm{~mA}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{OUT}}+1 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{O}}=1.5 \mathrm{~A} \\ \mathrm{I}_{\mathrm{O}}=3 \mathrm{~A} \\ & \mathrm{I}_{\mathrm{O}}=5 \mathrm{~A} \\ & \mathrm{I}_{\mathrm{O}}=7.5 \mathrm{~A} \\ \hline \end{array}$ |  | $\begin{gathered} \hline 6 \\ 20 \\ 36 \\ 100 \\ 250 \\ \hline \end{gathered}$ | $20$ $375$ | mA <br> mA <br> mA <br> mA <br> mA |
| $I_{\text {GNDDO }}$ Ground Pin Current at Dropout | $\mathrm{V}_{\mathrm{IN}}=0.5 \mathrm{~V}$ less than specified $\mathrm{V}_{\text {OUT }} \cdot \mathrm{I}_{\text {OUT }}=10 \mathrm{~mA}$ |  | 1 | 2 | mA |
| Current Limit | MIC29710/29712 $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$, Note 4 |  | 11 | 15 | A |
| $\begin{aligned} & e_{n} \text {, Output Noise Voltage } \\ & (10 \mathrm{~Hz} \text { to } 100 \mathrm{kHz}) \\ & \mathrm{V}_{\text {OUT }}=5.0 \mathrm{~V} \\ & \hline \end{aligned}$ | $\mathrm{C}_{\mathrm{L}}=47 \mu \mathrm{~F} \quad \mathrm{I}_{0}=100 \mathrm{~mA}$ |  | 260 |  | $\mu \mathrm{V}_{\text {RMS }}$ |
| Reference (MIC29712 only) |  |  |  |  |  |
| Reference Voltage | $10 \mathrm{~mA} \leq \mathrm{I}_{\mathrm{O}} \leq 7.5 \mathrm{~A}, \mathrm{~V}_{\text {OUT }}+1 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 8 \mathrm{~V}$, Note 2 | 1.215 | 1.240 | 1.265 | $\mathrm{V}_{\text {MAX }}$ |
| Adjust Pin Bias Current |  |  | 40 | $\begin{gathered} 80 \\ 120 \end{gathered}$ | $\begin{aligned} & \mathrm{nA} \\ & \mathrm{nA} \end{aligned}$ |
| Reference Voltage Temperature Coefficient | Note 7 |  | 20 |  | ppm/ $/{ }^{\circ} \mathrm{C}$ |
| Adjust Pin Bias Current Temperature Coefficient |  |  | 0.1 |  | $n A /{ }^{\circ} \mathrm{C}$ |


| Parameter | Conditions | Min | Typical | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Enable Input (MIC29712 only) |  |  |  |  |  |
| Input Logic Voltage | $\begin{aligned} & \text { Low (Off) } \\ & \text { High (On) } \end{aligned}$ | 2.4 |  | 0.8 | V |
| Enable (EN) Pin Input Current | $\mathrm{V}_{\mathrm{EN}}=\mathrm{V}_{\mathrm{IN}}$ |  | 15 | $\begin{aligned} & 30 \\ & 75 \end{aligned}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
|  | $\mathrm{V}_{\mathrm{EN}}=0.8 \mathrm{~V}$ |  | - | 2 4 | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ |
| Regulator Output Current in Shutdown | (Note 8) |  | 10 | 20 | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |

General Note: Devices are ESD sensitive. Handling precautions are recommended.
Note 1: The maximum continuous supply voltage is 16 V .
Note 2: For testing, MIC29712 $\mathrm{V}_{\text {OUT }}$ is programmed to 5 V .
Note 3: Dropout voltage is defined as the input-to-output differential when the output voltage drops to $99 \%$ of its nominal value with $\mathrm{V}_{\text {OUT }}+1 \mathrm{~V}$ applied to $\mathrm{V}_{\mathrm{IN}}$.
Note 4: For this test, $\mathrm{V}_{\text {IN }}$ is the larger of 8 V or $\mathrm{V}_{\mathrm{OUT}}+3 \mathrm{~V}$.
Note 5: Ground pin current is the regulator quiescent current. The total current drawn from the source is the sum of the load current plus the ground pin current.
Note 6: Output voltage temperature coefficient is defined as the worst case voltage change divided by the total temperature range.
Note 7: $\quad \mathrm{V}_{\mathrm{REF}} \leq \mathrm{V}_{\text {OUT }} \leq\left(\mathrm{V}_{\text {IN }}-1 \mathrm{~V}\right), 2.4 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 8 \mathrm{~V}, 10 \mathrm{~mA}<\mathrm{I}_{\mathrm{L}} \leq 7.5 \mathrm{~A}, \mathrm{~T}_{\mathrm{J}} \leq \mathrm{T}_{\text {J MAX }}$.
Note 8: $\quad \mathrm{V}_{\mathrm{EN}} \leq 0.8 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{IN}} \leq 16 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}=0$.

## Block Diagram



## Typical Characteristics



MIC29710/2 Dropout Voltage
vs. Output Current


MIC29710/2 Dropout Voltage vs. Temperature


MIC29710-3.3 Dropout Characteristics




MIC29710-3.3 Output Voltage vs. Temperature


MIC29712 Adjust Pin Current





MIC29710/2 Output Impedance





## Applications Information

The MIC29710 and MIC29712 are high performance lowdropout voltage regulators suitable for all moderate to highcurrent voltage regulator applications. Their 700 mV of dropout voltage at full load make them especially valuable in battery powered systems and as high efficiency noise filters in "post-regulator" applications. Unlike older NPN-pass transistor designs, where the minimum dropout voltage is limited by the base-emitter voltage drop and collector-emitter saturation voltage, dropout performance of the PNP output of these devices is limited merely by the low $\mathrm{V}_{\mathrm{CE}}$ saturation voltage. Output regulation is excellent across the input voltage, output current, and temperature ranges. The MIC29710/ 712 does not have a minimum load current limitation.
A trade-off for the low dropout voltage is a varying base drive requirement. But Micrel's Super Beta PNPTM process reduces this drive requirement to merely 2 to $5 \%$ of the load current.
MIC29710/712 regulators are fully protected from damage due to fault conditions. Current limiting is provided. The output current under overload conditions is limited to a constant value. Thermal shutdown disables the device when the die temperature exceeds the maximum safe operating temperature. Transient protection allows device (and load) survival even when the input voltage spike above and below nominal. The MIC29712 version offers a logic level ON/OFF control: when disabled, the devices draw nearly zero current.
An additional feature of this regulator family is a common pinout: a design's current requirement may change up or down yet use the same board layout, as all of Micrel's highcurrent Super ßeta PNP ${ }^{\text {TM }}$ regulators have identical pinouts.


Figure 3. The MIC29710 requires only two capacitors for operation.

## Thermal Design

Linear regulators are simple to use. The most complicated design parameters to consider are thermal characteristics. Thermal design requires the following application-specific parameters:

- Maximum ambient temperature, $\mathrm{T}_{\mathrm{A}}$
- Output Current, I IOUT
- Output Voltage, V
- Input Voltage, $\mathrm{V}_{\mathrm{IN}}$

First, we calculate the power dissipation of the regulator from these numbers and the device parameters from this datasheet.

$$
\mathrm{P}_{\mathrm{D}}=\mathrm{I}_{\mathrm{OUT}} \times\left(1.03 \mathrm{~V}_{\mathrm{IN}}-\mathrm{V}_{\mathrm{OUT}}\right)
$$

Where the ground current is approximated by $3 \%$ of $\mathrm{I}_{\mathrm{OUT}}$. Then the heat sink thermal resistance is determined with this formula:

$$
\theta_{S A}=\frac{T_{J M A X}-T_{A}}{P_{D}}-\left(\theta_{J C}+\theta_{C S}\right)
$$

Where $T_{J \text { MAX }} \leq 125^{\circ} \mathrm{C}$ and $\theta_{\text {CS }}$ is between 0 and $2^{\circ} \mathrm{C} / \mathrm{W}$. The heat sink may be significantly reduced in applications where the minimum input voltage is known and is large compared with the dropout voltage. Use a series input resistor to drop excessive voltage and distribute the heat between this resistor and the regulator. The low dropout properties of Micrel Super Beta PNP regulators allow very significant reductions in regulator power dissipation and the associated heat sink without compromising performance. When this technique is employed, a capacitor of at least $0.1 \mu \mathrm{~F}$ is needed directly between the input and regulator ground.
Please refer to Application Note 9 for further details and examples on thermal design and heat sink specification.

## Capacitor Requirements

For stability and minimum output noise, a capacitor on the regulator output is necessary. The value of this capacitor is dependent upon the output current; lower currents allow smaller capacitors. MIC29710/2 regulators are stable with a minimum capacitor value of $47 \mu \mathrm{~F}$ at full load.
This capacitor need not be an expensive low ESR type: aluminum electrolytics are adequate. In fact, extremely low ESR capacitors may contribute to instability. Tantalum capacitors are recommended for systems where fast load transient response is important.
Where the regulator is powered from a source with a high AC impedance, a $0.1 \mu \mathrm{~F}$ capacitor connected between Input and GND is recommended. This capacitor should have good characteristics to above 250 kHz .

## Transient Response and 5V to 3.3V Conversion

The MIC29710/2 have excellent response to variations in input voltage and load current. By virtue of their low dropout voltage, these devices do not saturate into dropout as readily as similar NPN-based designs. A 3.3V output Micrel LDO will maintain full speed and performance with an input supply as low as 4.2 V , and will still provide some regulation with supplies down to 3.8 V , unlike NPN devices that require 5.1 V or more for good performance and become nothing more than a resistor under 4.6 V of input. Micrel's PNP regulators provide superior performance in " 5 V to 3.3 V " conversion applications, especially when all tolerances are considered.

## Adjustable Regulator Design

The adjustable regulator version, MIC29712, allows programming the output voltage anywhere between 1.25 V and the 16 V maximum operating rating of the family. Two resistors are used. Resistors can be quite large, up to $100 \mathrm{k} \Omega$, because of the very high input impedance and low bias current of the sense comparator. The resistor values are calculated by:

$$
\mathrm{R} 1=\mathrm{R} 2 \times\left(\frac{\mathrm{V}_{\text {OUT }}}{1.240}-1\right)
$$

Where $\mathrm{V}_{\mathrm{O}}$ is the desired output voltage. Figure 4 shows component definition.


Figure 4. Adjustable Regulator with Resistors

## Enable Input

The MIC29712 versions features an enable (EN) input that allows ON/OFF control of the device. Special design allows "zero" current drain when the device is disabled-only microamperes of leakage current flows. The EN input has TTL/ CMOS compatible thresholds for simple interfacing with logic, or may be directly tied to $\mathrm{V}_{\mathbb{I}}$. Enabling the regulator requires approximately $20 \mu \mathrm{~A}$ of current into the EN pin.

| Voltage | Standard ( $\Omega$ ) |  |
| :---: | :---: | :---: |
|  | R1 | R2 |
| 2.85 | 100 k | 76.8 k |
| 2.9 | 100 k | 75.0 k |
| 3.0 | 100 k | 69.8 k |
| 3.1 | 100 k | 66.5 k |
| 3.15 | 100 k | 64.9 k |
| 3.3 | 100 k | 60.4 k |
| 3.45 | 100 k | 56.2 k |
| 3.525 | 93.1 k | 51.1 k |
| 3.6 | 100 k | 52.3 k |
| 3.8 | 10 k | 48.7 k |
| 4.0 | 100 k | 45.3 k |
| 4.1 | 100 k | 43.2 k |

Figure 5. MIC29712 Resistor Table

## Super LDO ${ }^{\text {TM }}$ Regulator Controller

## General Description

The MIC5156, MIC5157, and MIC5158 Super Low-Dropout (LDO) Regulator Controllers are single IC solutions for highcurrent low-dropout linear voltage regulation. Super LDO ${ }^{\text {TM }}$ Regulators have the advantages of an external N -channel power MOSFET as the linear pass element.
The MIC5156/7/8 family features a dropout voltage as low as the $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ of the external power MOSFET multiplied by the output current. The output current can be as high as the largest MOSFETs can provide.
The MIC5156/7/8 family operates from 3 V to 36 V . The MIC5156 requires an external gate drive supply to provide the higher voltage needed to drive the gate of the external MOSFET. The MIC5157 and MIC5158 each have an internal charge pump tripler to produce the gate drive voltage. The tripler is capable of providing enough voltage to drive a logiclevel MOSFET to 3.3 V output from a 3.5 V supply and is clamped to 17.5 V above the supply voltage. The tripler requires three external capacitors.
The regulator output is constant-current limited when the controller detects 35 mV across an optional external sense resistor. An active-low open-collector flag indicates a low voltage of $8 \%$ or more below nominal output. A shutdown (low) signal to the TTL-compatible enable control reduces controller supply current to less than $1 \mu \mathrm{~A}$ while forcing the output voltage to ground.
The MIC5156-3.3 and MIC5156-5.0 controllers have internally fixed output voltages. The MIC5156 [adjustable] output is configured using two external resistors. The MIC5157 is a fixed output controller which is externally configured to select
either 3.3V, 5.0V, or 12 V . The MIC5158 can be configured as a fixed 5 V controller or programmed to any voltage from 1.3 V to 36 V using two external resistors.
The MIC5156 is available in an 8-pin plastic DIP, ceramic DIP, or SOIC package. The MIC5157 and MIC5158 are available in a 14 -pin plastic DIP, ceramic DIP, or SOIC. The plastic DIP and SOIC versions operate from $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$. The ceramic DIP versions cover the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ military temperature range.

## Features

- 4.5 mA typical operating current
- $<1 \mu \mathrm{~A}$ typical standby current
- Low external parts count
- Optional current limit (35mV typical threshold)
- $1 \%$ initial output voltage tolerance in most configurations
- $2 \%$ output voltage tolerance over temperature
- Fixed output voltages of 3.3V, 5.0V (MIC5156)
- Fixed output voltages of 3.3V, 5.0V, 12V (MIC5157)
- Programmable (1.3 to 36V) with 2 resistors (MIC5156/8)
- Internal charge pump voltage tripler (MIC5157/8)
- Enable pin to activate or shutdown the regulator
- Internal gate-to-source protective clamp
- All versions available in DIP and SOIC


## Applications

- Ultra-high current ultra-low dropout voltage regulator
- Constant high-current source
- Low parts count 5.0 V to 3.3 V computer supply
- Low noise/low-dropout SMPS post regulator
- High-current, current-limited switch


## Typical Applications



10A 5V to 3.3V Desktop Computer Regulator Super LDO is a trademark of Micrel, Inc.


10A Low-Dropout Voltage Regulator

## Ordering Information MIC5156

| Part Number | Temperature Range | Voltage | Package |
| :--- | :---: | :---: | :---: |
| MIC5156-3.3BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 3.3 V | 8-pin P-DIP |
| MIC5156-5.0BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 5.0 V | 8-pin P-DIP |
| MIC5156BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | Adjustable | 8-pin P-DIP |
| MIC5156-3.3BM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 3.3 V | 8-pin SOIC |
| MIC5156-5.0BM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 5.0 V | 8-pin SOIC |
| MIC5156BM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | Adjustable | 8-pin SOIC |
| MIC5156-3.3AJ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 3.3 V | 8-pin CerDIP |
| MIC5156-5.0AJ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 5.0 V | 8-pin CerDIP |
| MIC5156AJ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | Adjustable | 8-pin CerDIP |

Ordering Information MIC5157

| Part Number | Temperature Range | Voltage | Package |
| :--- | :---: | :---: | :---: |
| MIC5157BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | Selectable | 14-pin P-DIP |
| MIC5157BM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | Selectable | 14-pin SOIC |
| MIC5157AJ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | Selectable | 14-pin CerDIP |

Ordering Information MIC5158

| Part Number | Temperature Range | Voltage | Package |
| :--- | :---: | :---: | :---: |
| MIC5158BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $5.0 \mathrm{~V} / \mathrm{Adj}$. | 14 -pin P-DIP |
| MIC5158BM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $5.0 \mathrm{~V} / \mathrm{Adj}$. | 14 -pin SOIC |
| MIC5158AJ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5.0 \mathrm{~V} / \mathrm{Adj}$. | 14 -pin CerDIP |

## Pin Configuration



## Pin Description MIC5156

| Pin Number | Pin Name | Pin Function |
| :---: | :---: | :---: |
| 1 | EN | Enable (Input): TTL high enables regulator; TTL low shuts down regulator. |
| 2 | FLAG | Output Flag (Output): Open collector output is active (low) when $\mathrm{V}_{\text {OUT }}$ is more than $8 \%$ below nominal output. Circuit has $3 \%$ hysteresis. |
| 3 | GND | Circuit ground. |
| 4 | $\mathrm{V}_{\mathrm{P}}$ | N-channel Gate Drive Supply Voltage: User supplied voltage for driving the gate of the external MOSFET. |
| 5 | $\mathrm{V}_{\mathrm{DD}}$ | Supply Voltage (Input): Supply voltage connection. Connect sense resistor $\left(R_{S}\right)$ to $V_{D D}$ if current limiting used. Connect supply bypass capacitor to ground near device. |
| 6 | G | Gate (Output): Drives the gate of the external MOSFET. |
| 7 | D | Drain and Current Limit (Input): Connect to external MOSFET drain and external sense resistor (current limit), or connect to $\mathrm{V}_{\mathrm{DD}}$ and external MOSFET drain (no current limit). |
| $8(3.3 \mathrm{~V}, 5 \mathrm{~V})$ | S | Source (Input): Top of internal resistive divider chain. Connect directly to the load for best load regulation. |
| 8 (adjustable) | EA | Error Amplifier (Input): Connect to external resistive divider. |

## Pin Description MIC5157, MIC5158

| Pin Number | Pin Name | Pin Function |
| :---: | :---: | :---: |
| 1 (MIC5157) | 5 V | 5 V Configuration (Input): Connect to S (source) pin for 5V output. |
| $\overline{1}$ (MIC5158) | EA | Error Amplifier (Input): Connect to external resistive divider to obtain adjustable output. |
| 2 (MIC5157) | 3.3 V | 3.3V Configuration (Input): Connect to S (source) pin for 3.3V output. |
| 2 (MIC5158) | 5 V FB | 5V Feedback (Input): Connect to EA for fixed 5V output. |
| 3 | FLAG | Output Voltage Flag (Output): Open collector is active (low) when $\mathrm{V}_{\text {OUT }}$ is $8 \%$ or more below its nominal value. |
| 4 | GND | Circuit ground. |
| 5 | $\mathrm{V}_{\mathrm{CP}}$ | Voltage Tripler Output [Filter Capacitor]. Connect a 1 to $10 \mu \mathrm{~F}$ capacitor to ground. |
| 6 | C2- | Charge Pump Capacitor 2: Second stage of internal voltage tripler. Connect a $0.1 \mu \mathrm{~F}$ capacitor from $\mathrm{C} 2+$ to $\mathrm{C} 2-$. |
| 7 | C2+ | Charge Pump Capacitor 2: See C2- pin 6. |
| 8 | C1+ | Charge Pump Capacitor 1: First stage of internal voltage tripler. Connect a $0.1 \mu \mathrm{~F}$ capacitor from $\mathrm{C} 1+$ to $\mathrm{C} 1-$. |
| 9 | C1- | Charge Pump Capacitor 1: See C1+ pin 8. |
| 10 | $\mathrm{V}_{\mathrm{DD}}$ | Supply Voltage (Input): Supply voltage connection. Connect sense resistor $\left(R_{S}\right)$ to $V_{D D}$ if current limiting used. Connect supply bypass capacitor to ground near device. |
| 11 | G | Gate (Output): Connect to External MOSFET gate. |
| 12 | D | Drain and Current Limit (Input): Connect to external MOSFET drain and external sense resistor (current limit), or connect to $\mathrm{V}_{\mathrm{DD}}$ and external MOSFET drain (no current limit). |
| 13 (MIC5157) | S | Source and $3.3 \mathrm{~V} / 5 \mathrm{~V}$ Configuration: Top of internal resistor chain. Connect to source of external MOSFET for $3.3 \mathrm{~V}, 5 \mathrm{~V}$, and 12 V operation. Also see 3.3 V and 5 V pin descriptions. |
| 13 (MIC5158) | S | Source (Input): Top of internal resistor chain. Connect to top of external resistive divider and source of external MOSFET. |
| 14 | EN | Enable (Input): TTL high enables regulator; TTL low shuts down regulator. |

## Absolute Maximum Ratings

$V_{D D}$ 38V
EN ............................................................ 0.3 V to 36 V
$\mathrm{V}_{\mathrm{G}}$ (MIC5156)............................................................. 55 V
$\mathrm{V}_{\mathrm{CP}}$ (MIC5157/8) .55 V
$V_{\text {SOURCE }}$........................................................... 1.3 to 36 V
FLAG ............................................................... 0.3 to 40V
Operating Junction Temperature
$T_{J}$
J. $150^{\circ} \mathrm{C}$


Electrical Characteristics

| Symbol | Parameter | Condition (Note 1) | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}$ | Supply Voltage |  | 3 |  | 36 | V |
| IDD(ON) $\mathrm{I}_{\mathrm{DD}(\mathrm{OFF})}$ | Supply Current MIC5156 | Operating, $\mathrm{V}_{\mathrm{EN}}=5 \mathrm{~V}$ <br> Shutdown, $\mathrm{V}_{\mathrm{EN}}=0 \mathrm{~V}$ |  | $\begin{aligned} & 2.7 \\ & 0.1 \end{aligned}$ | $\begin{gathered} 10 \\ 5 \end{gathered}$ | $\begin{aligned} & \mathrm{mA} \\ & \mu \mathrm{~A} \end{aligned}$ |
| IDD(ON) $\mathrm{I}_{\mathrm{DD}(\mathrm{OFF})}$ | Supply Current MIC5157/8 | Operating, $\mathrm{V}_{\mathrm{EN}}=5 \mathrm{~V}$ <br> Shutdown, $\mathrm{V}_{\mathrm{EN}}=0 \mathrm{~V}$ |  | $\begin{aligned} & 4.5 \\ & 0.1 \end{aligned}$ | $\begin{gathered} \hline 10 \\ 5 \end{gathered}$ | $\begin{aligned} & \mathrm{mA} \\ & \mu \mathrm{~A} \end{aligned}$ |
| $\begin{aligned} & \mathrm{V}_{\mathrm{IH}} \\ & \mathrm{~V}_{\mathrm{IL}} \\ & \hline \end{aligned}$ | Enable Input Threshold | High Low | 2.4 | $\begin{aligned} & 1.3 \\ & 1.3 \end{aligned}$ | 0.8 | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| $\mathrm{EN} \mathrm{I}_{\mathrm{B}}$ | Enable Input Bias Current | $\mathrm{V}_{\mathrm{EN}}=2.4 \mathrm{~V}$ |  | 20 | 25 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{CP}}$ | Max. Charge Pump Voltage | $\mathrm{V}_{\mathrm{CP}}-\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{DD}}>10 \mathrm{~V}$ |  | 17.5 | 18.5 | V |
| $\mathrm{f}_{\mathrm{CP}}$ | Charge Pump Frequency |  |  | 160 |  | kHz |
| V OUt max | Maximum Gate Drive Voltage (MIC5157/8) | $\begin{aligned} & V_{\text {SOURCE }}=0 \mathrm{~V} \\ & V_{D D}=3.5 \mathrm{~V} \\ & V_{D D}=5 \mathrm{~V} \\ & V_{D D}=12 \mathrm{~V} \\ & \hline \end{aligned}$ | $\begin{gathered} 5 \\ 9 \\ 24 \end{gathered}$ | $\begin{gathered} 7.0 \\ 11.3 \\ 28 \\ \hline \end{gathered}$ | $\begin{gathered} 9 \\ 15 \\ 30 \\ \hline \end{gathered}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \end{aligned}$ |
| $\mathrm{V}_{\text {OUT MIN }}$ | Minimum Gate Drive Voltage | $\mathrm{V}_{\text {SOURCE }}>\mathrm{V}_{\text {OUT(NOM }}$ |  | 1.0 |  | V |
| $\mathrm{V}_{\text {LIM }}$ | Current Limit Threshold | $\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{D}}$ @ $\mathrm{I}_{\text {LIM }}$ | 28 | 35 | 42 | mV |
| $\mathrm{V}_{\text {S }}$ | Source Voltage | Short G (gate) to (S) source, Note 2 <br> MIC5156-3.3 <br> MIC5156-5.0 <br> MIC5157, 3.3V pin to S pin (3.3V config.) <br> MIC5157, 5 V pin to S pin (5V config.) <br> MIC5157, $\mathrm{V}_{\mathrm{DD}}=7 \mathrm{~V}$, (12V config.) <br> MIC5158, 5V FB pin to EA pin (5V config.) | $\begin{aligned} & 3.267 \\ & 4.950 \\ & 3.250 \\ & 4.950 \\ & 11.70 \\ & 4.925 \end{aligned}$ | $\begin{aligned} & 3.3 \\ & 5.0 \\ & 3.3 \\ & 5.0 \\ & 12 \\ & 5.0 \end{aligned}$ | $\begin{aligned} & 3.333 \\ & 5.050 \\ & 3.350 \\ & 5.050 \\ & 12.30 \\ & 5.075 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \end{aligned}$ |
| $\mathrm{V}_{\mathrm{BG}}$ | Bandgap Reference Voltage | MIC5156 [adjustable] and MIC5158 | 1.222 | 1.235 | 1.248 | V |
| $\underline{V_{\text {LR }}}$ | Output Voltage Line Regulation | $5 \mathrm{~V}<\mathrm{V}_{\mathrm{DD}}<15 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=3.3 \mathrm{~V}$ |  | 2 | 7 | mV |
| $\mathrm{V}_{\text {GS MAX }}$ | Gate to Source Clamp |  | 14 | 16.6 | 20 | V |
| $\mathrm{V}_{\mathrm{FT}}$ | Flag Comparator Threshold | \% of nominal $\mathrm{V}_{\text {SOURCE }}$ |  | 92 |  | \% |
| $\mathrm{V}_{\mathrm{FH}}$ | Flag Comparator Hysteresis | $\%$ of nominal $\mathrm{V}_{\text {SOURCE }}$ |  | 3 |  | \% |
| $\mathrm{V}_{\text {SAT }}$ | Flag Comparator Sat. Voltage | $\mathrm{I}_{\text {FLAG }}=1 \mathrm{~mA}$ |  | 0.09 | 0.2 | V |

General Note: Devices are ESD sensitive. Handling precautions recommended.
Note 1: $T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{EN}}=5 \mathrm{~V}$, unless noted.
Note 2: Test configuration. External MOSFET not used.

## Typical Characteristics






Enable Input Bias Current vs. Enable Voltage




Flag Output Voltage vs. Flag Current



## Block Diagram MIC5156



Block Diagram with External Components
Fixed 3.3V Power Supply with 5.0V Load Switch

Block Diagram MIC5157


Block Diagram with External Components
Fixed 3.3V 10A Power Supply

## Block Diagram MIC5158



## Functional Description

A Super LDO Regulator is a complete regulator built around Micrel's Super LDO Regulator Controller.
Refer to Block Diagrams MIC5156, MIC5157, and MIC5158.

## Version Differences

The MIC5156 requires an external voltage for MOSFET gate drive and is available in 3.3 V fixed output, 5 V fixed output, or adjustable output versions. With 8-pins, the MIC5156 is the smallest of the Super LDO Regulator Controllers.
The MIC5157 and MIC5158 each have an internal charge pump which provides MOSFET gate drive voltage. The MIC5157 has a selectable fixed output of $3.3 \mathrm{~V}, 5 \mathrm{~V}$, or 12 V . The MIC5158 may be configured for a fixed 5 V or adjustable output.

## Enable (EN)

With at least 3.0 V on $\mathrm{V}_{\mathrm{DD}}$, applying a TTL low to EN places the controller in shutdown mode. A TTL high on EN enables the internal bias circuit which powers all internal circuitry. EN must be pulled high if unused. The voltage applied to EN may be as high as 36 V .
The controller draws less than $1 \mu \mathrm{~A}$ in shutdown mode.

## Gate Enhancement

The Super LDO Regulator Controller manages the gate-tosource enhancement voltage for an external N -channel

MOSFET (regulator pass element) placed between the supply and the load. The gate-to-source voltage may vary from 1 V to 16 V depending upon the supply and load conditions.
Because the source voltage (output) approaches the drain voltage (input) when the regulator is in dropout and the MOSFET is fully enhanced, an additional higher supply voltage is required to produce the necessary gate-to-source enhancement. This higher gate drive voltage is provided by an external gate drive supply (MIC5156) or by an internal charge pump (MIC5157 and MIC5158).

## Gate Drive Supply Voltage (MIC5156 only)

The gate drive supply voltage must not be more than 14 V above the supply voltage ( $\mathrm{V}_{\mathrm{P}}-\mathrm{V}_{\mathrm{DD}}<14 \mathrm{~V}$ ). The minimum necessary gate drive supply voltage is:

$$
V_{P}=V_{O U T}+V_{G S}+1
$$

where:
$V_{P}=$ gate drive supply voltage
$\mathrm{V}_{\text {OUT }}=$ regulator output voltage
$V_{G S}=$ gate-to-source voltage for full MOSFET gate enhancement
The error amplifier uses the gate drive supply voltage to drive the gate of the external MOSFET. The error amplifier output can swing to within 1 V of $\mathrm{V}_{\mathrm{p}}$.

## Charge Pump (MIC5157/5158 only)

The charge pump tripler creates a dc voltage across reservoir capacitor C3. External capacitors C1 and C2 provide the necessary storage for the stages of the charge pump tripler. The tripler's approximate dc output voltage is:

$$
\mathrm{V}_{\mathrm{CP}} \approx 3\left(\mathrm{~V}_{\mathrm{DD}}-1\right)
$$

where:

$$
\begin{aligned}
& \mathrm{V}_{\mathrm{CP}}=\text { charge pump output voltage } \\
& \mathrm{V}_{\mathrm{DD}}=\text { supply voltage }
\end{aligned}
$$

The $\mathrm{V}_{\mathrm{CP}}$ clamp circuit limits the charge pump voltage to 16 V above $\mathrm{V}_{\mathrm{DD}}$ by gating the charge pump oscillator ON or OFF as required. The charge pump oscillator operates at 160 kHz . The error amplifier uses the charge pump voltage to drive the gate of the external MOSFET. It provides a constant load of about 1 mA to the charge pump. The error amplifier output can swing to within 1 V of $\mathrm{V}_{\mathrm{CP}}$.
Although the MIC5157/8 is designed to provide gate drive using its internal charge pump, an external gate drive supply voltage can be applied to $\mathrm{V}_{\mathrm{CP}}$. When using an external gate drive supply, $\mathrm{V}_{\mathrm{CP}}$ must not be forced more than 14 V higher than $V_{D D}$.
When constant loads are driven, the ON/OFF switching of the charge pump may be evident on the output waveform. This is caused by the charge pump switching ON and rapidly increasing the supply voltage to the error amplifier. The period of this small charge pump excitation is determined by a number of factors: the input voltage, the 1 mA op-amp load, any dc leakage associated with the MOSFET gate circuit, the size of the charge pump capacitors, the size of the charge pump reservoir capacitor, and the characteristics of the input voltage and load. The period is lengthened by increasing the charge pump reservoir capacitor (C3). The amplitude is reduced by weakening the charge pump-this is accomplished by reducing the size of the pump capacitors (C1 and C2). If this small burst is a problem in the application, use a $10 \mu \mathrm{~F}$ reservoir capacitor at C 3 and $0.01 \mu \mathrm{~F}$ pump capacitors
at C1 and C2. Note that the recovery time to repetitive load transients may be affected with small pump capacitors.

## Gate-to-Source Clamp

A gate-to-source protective voltage clamp of 16.6 V protects the MOSFET in the event that the output voltage is suddenly forced to zero volts. This prevents damage to the external MOSFET during shorted load conditions. Refer to "Charge Pump" for normal clamp circuit operation.
The source connection required by the gate-to-source clamp is not available on the adjustable version of the MIC5156.

## Output Regulation

At start-up, the error amplifier feedback voltage (EA), or internal feedback on fixed versions, is below nominal when compared to the internal 1.235 V bandgap reference. This forces the error amplifier output high which turns on external MOSFET Q1. Once the output reaches regulation, the controller maintains constant output voltage under changing input and load conditions by adjusting the error amplifier output voltage (gate enhancement voltage) according to the feedback voltage.

## Out-of-Regulation Detection

When the output voltage is $8 \%$ or more below nominal, the open-collector FLAG output (normally high) is forced low to signal a fault condition. The FLAG output can be used to signal or control external circuitry. The FLAG output can also be used to shut down the regulator using the EN control.

## Current Limiting

Super LDO Regulators perform constant-current limiting (not foldback). To implement current limiting, a sense resistor $\left(\mathrm{R}_{\mathrm{S}}\right)$ must be placed in the "power" path between $\mathrm{V}_{\mathrm{DD}}$ and D (drain).
If the voltage drop across the sense resistor reaches 35 mV , the current limit comparator reduces the error amplifier output. The error amplifier output is decreased only enough to reduce the output current, keeping the voltage across the sense resistor from exceeding 35 mV .

## Application Information

## MOSFET Selection

Standard N-channel enhancement-mode MOSFETs are acceptable for most Super LDO regulator applications.
Logic-level N-channel enhancement-mode MOSFETs may be necessary if the external gate drive voltage is too low (MIC5156), or the input voltage is too low, to provide adequate charge pump voltage (MIC5157/8) to enhance a standard MOSFET.

## Circuit Layout

For the best voltage regulation, place the source, ground, and error amplifier connections as close as possible to the load. See figures (1a) and (1b).


Figure 1a. Connections for Fixed Output


Figure 1b. Connections for Adjustable Output


Figure 1c. MIC5156 Connections for Adjustable Output

## MOSFET Gate-to-Source Protection

When using the adjustable version of the MIC5156, an external 16 V zener diode placed from gate-to-source is recommended for MOSFET protection. All other versions of the Super LDO regulator controller use the internal gate-tosource clamp.

## Output Voltage Configuration

Fixed Configurations
The MIC5156-3.3 and MIC5156-5.0 are preset for 3.3V and 5.0 V respectively.

The MIC5157 operates at 3.3 V when the 3.3 V pin is connected to the $S$ (source) pin; 5.0 V when the 5.0 V pin is connected to the S pin; or 12 V if the 3.3 V and 5.0 V pins are open.
The MIC5158 operates at a fixed 5V (without an external resistive divider) if the 5 V FB pin is connected to EA .

## Adjustable Configurations

Micrel's MIC5156 [adjustable] and MIC5158 require an external resistive divider to set the output voltage from 1.235 V to 36 V . For best results, use a $10 \mathrm{k} \Omega$ resistor for R2. See equation (1) and figure (2).

1) $\quad \mathrm{R}_{1}=1 \times 10^{4}\left(\frac{\mathrm{~V}_{\mathrm{OUT}}}{1.235}-1\right)$


Figure 2. Typical Resistive Divider

## Input Filter Capacitor

The Super LDO requires an input bypass capacitor for accommodating wide changes in load current and for decoupling the error amplifier and charge pump. A medium to large value low-ESR (equivalent series resistance) capacitor is best, mounted close to the device.

## Output Filter Capacitor

An output filter capacitor may be used to reduce ripple and improve load regulation. Stable operation does not require a large capacitor, but for transient load regulation the size of the output capacitor may become a consideration. Common aluminum electrolytic capacitors perform nicely; very lowESR capacitors are not necessary. Increased capacitance (rather than reduced ESR) is preferred. The capacitor value should be large enough to provide sufficient $I=C \times d V / d t$ current consistent with the required transient load regulation quality. For a given step increase in load current, the output voltage will drop by about $\mathrm{dV}=\mathrm{I} \times \mathrm{dt} / \mathrm{C}$, where I represents the increase in load current over time t. This relationship assumes that all output current was being supplied via the MOSFET pass device prior to the load increase. Small $(0.01 \mu \mathrm{~F}$ to $10 \mu \mathrm{~F})$ film capacitors parallel to the load will further improve response to transient loads.
Some linear regulators specify a minimum required output filter capacitance because the capacitor determines the dominant pole of the system, and thereby stabilizes the system. This is not the situation for the MIC5156/7/8; its dominant pole is determined within its error amplifier.

## Current Limiting

Current sensing requires a low-value series resistance $\left(R_{s}\right)$ between $\mathrm{V}_{\mathrm{DD}}$ and D (drain). Refer to the typical applications. The internal current-limiting circuit limits the voltage drop across the sense resistor to 35 mV . Equation (2) provides the sense resistor value required for a given maximum current.
2) $R_{S}=\frac{35 \mathrm{mV}}{I_{\text {LIM }}}$
where:
$R_{S}=$ sense resistor value
$\mathrm{I}_{\text {LIM }}=$ maximum output current
Most current-limited applications require low-value resistors. See Application Hints 21 and 25 for construction hints.

## Non-Current Limited Applications

For circuits not requiring current limiting, do not use a sense resistor between $V_{D D}$ and $D$ (drain). See figure (3). The controller will not limit current when it does not detect a 35 mV drop from $V_{D D}$ to $D$.


Figure 3. No Current Limit

### 3.3V Microprocessor Applications

For computer designs that use 3.3 V microprocessors with 5 V logic, the FLAG output can be used to suppress the 5 V supply until the 3.3 V output is in regulation. Refer to the external components shown with the MIC5156 Block Diagram.

## SMPS Post Regulator Application

A Super LDO regulator can be used as a post regulator for a switch-mode power supply. The Super LDO regulator can provide a significant reduction in peak-to-peak ripple voltage.

## High-Current Switch Application

All versions of the MIC5156/7/8 may be used for currentlimited, high-current, high-side switching with or without voltage regulation. See figure (4a). Simply leave the "S" terminal open. A 16 V zener diode from the gate to the source of the MOSFET protects the MOSFET from overdrive during fault conditions.


Figure 4a. High-Side Switch
If a MIC5157 or MIC5158 is used and is shutdown for a given time, the charge pump reservoir $\mathrm{V}_{\mathrm{CP}}$ will bleed off. If recharging the reservoir causes an unacceptable delay in the load reaching its operating voltage, do not use the EN pin for on/ off control. Instead, use the MIC5158, hold EN high to keep the charge pump in continuous operation, and switch the MOSFET on or off by overriding the error amplifier input as shown in figure (4b).


Figure 4b. Fast High-Side Switch

## Battery Charger Application

The MIC5158 may be used in constant-current applications such as battery chargers. See figure (5). The regulator supplies a constant-current ( $35 \mathrm{mV} \div \mathrm{R} 3$ ) until the battery approaches the float voltage:

$$
V_{F L}=1.235\left(1+\frac{\mathrm{R} 1}{\mathrm{R} 2}\right)
$$

where:

$$
V_{F L}=\text { float voltage }
$$

At float voltage, the MOSFET is shut off. A trickle charge is supplied by R4.


Figure 5. Battery Charger Concept

## Uninterruptible Power Supply

The MIC5157 and two N-channel MOSFETs provide battery switching for uninterruptible power as shown in figure (6). Two MOSFETs are placed source-to-source to prevent current flow through their body diodes when switched off. The Super LDO regulator is continuously enabled to achieve fast battery switch-in. Careful attention must be paid to the ac-line monitoring circuitry to ensure that the output voltage does not fall below design limits while the battery is being switched in.


Figure 6. UPS Power Supply Concept

## Preliminary Information

## General Description

The MIC5200 is an efficient linear voltage regulator with very low dropout voltage (typically 17 mV at light loads and 200 mV at 100 mA ), and very low ground current ( 1 mA at 100 mA output), offering better than $1 \%$ initial accuracy with a logic compatible ON/OFF switching input. Designed especially for hand-held battery powered devices, the MIC5200 is switched by a CMOS or TTL compatible logic signal. The ENABLE control may be tied directly to $\mathrm{V}_{\text {IN }}$ if unneeded. When disabled, power consumption drops nearly to zero. The ground current of the MIC5200 increases only slightly in dropout, further prolonging battery life. Key MIC5200 features include protection against reversed battery, current limiting, and overtemperature shutdown.
The MIC5200 is available in several fixed voltages and accuracy configurations. Other options are available; contact Micrel for details.

## Features

- High output voltage accuracy
- Variety of output voltages
- Guaranteed 100 mA output
- Low quiescent current
- Low dropout voltage
- Extremely tight load and line regulation
- Very low temperature coefficient
- Current and thermal limiting
- Zero OFF mode current
- Logic-controlled electronic shutdown
- Available in SO-8 and SOT-223 packages


## Applications

- Cellular Telephones
- Laptop, Notebook, and Palmtop Computers
- Battery Powered Equipment
- PCMCIA $\mathrm{V}_{\mathrm{CC}}$ and $\mathrm{V}_{\mathrm{PP}}$ Regulation/Switching
- Bar Code Scanners
- SMPS Post-Regulator/ DC to DC Modules
- High Efficiency Linear Power Supplies


## Ordering Information

| Part Number | Volts | Accuracy | Temperature Range ${ }^{*}$ | Package |  |
| :--- | :---: | :---: | :---: | :---: | :---: |
| MIC5200-3.0BM | 3.0 | $1 \%$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | SO-8 |  |
| MIC5200-3.3BM | 3.3 | $1 \%$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | SO-8 |  |
| MIC5200-4.8BM | 4.85 | $1 \%$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | SO-8 |  |
| MIC5200-5.0BM | 5.0 | $1 \%$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | SO-8 |  |
| MIC5200-3.0BS | 3.0 | $1 \%$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | SOT-223 |  |
| MIC5200-3.3BS | 3.3 | $1 \%$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | SOT-223 |  |
| MIC5200-4.8BS | 4.85 | $1 \%$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | SOT-223 |  |
| MIC5200-5.0BS | 5.0 | $1 \%$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | SOT-223 |  |
| * Junction Temperature |  |  |  |  |  |

Other voltages are available; contact Micrel for details.

## Typical Application



Pin Configuration


Both $\mathrm{V}_{\mathbb{N}}$ and both $\mathrm{V}_{\text {out }}$ pins must be tied together. ENABLE must be pulled high for operation.


ENABLE may be tied directly to $\mathrm{V}_{\mathbb{N}}$

## Absolute Maximum Ratings

Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Electrical specifications do not apply when operating the device beyond its specified Operating Ratings.

Power Dissipation $\qquad$ Internally Limited
Lead Temperature (Soldering, 5 seconds) ........................... $260^{\circ} \mathrm{C}$
Operating Junction Temperature Range $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Input Supply Voltage -20 V to +60 V
ENABLE Input Voltage ............................................. -20V to +60V
ESD Rating $>2000 \mathrm{~V}$

Thermal Characteristics
SOT-223 ( $\theta_{\text {Jc }}$ )
$15^{\circ} \mathrm{C} / \mathrm{W}$
SO-8 $\left(\theta_{\mathrm{JA}}\right)$ See Note 1

## Recommended Operating Conditions

Input Voltage
2.5 V to 26 V

Operating Junction Temperature Range ............. $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
ENABLE Input Voltage -20 V to $\mathrm{V}_{\text {IN }}$

## Electrical Characteristics

Limits in standard typeface are for $\mathrm{T}_{J}=25^{\circ} \mathrm{C}$ and limits in boldface apply over the junction temperature range of $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$.
Unless otherwise specified, $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{OUT}}+1 \mathrm{~V}, \mathrm{I}_{\mathrm{L}}=1 \mathrm{~mA}, \mathrm{C}_{\mathrm{L}}=3.3 \mu \mathrm{~F}$, and $\mathrm{V}_{\text {ENABLE }} \geq 2.0 \mathrm{~V}$

| Symbol | Parameter | Conditions | Min | Typical | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{O}}$ | Output Voltage Accuracy | Variation from specified $\mathrm{V}_{\text {OUT }}$ | $\begin{aligned} & -1 \\ & -2 \end{aligned}$ |  | 1 | \% |
| $\frac{\Delta \mathrm{V}_{\mathrm{O}}}{\Delta \mathrm{~T}}$ | Output Voltage Temperature Coef. | (Note 2) |  | 40 | 150 | ppm $/{ }^{\circ} \mathrm{C}$ |
| $\frac{\Delta \mathrm{V}_{\mathrm{O}}}{\overline{\mathrm{~V}_{\mathrm{IN}}}}$ | Line Regulation | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {OUT }}+1 \mathrm{~V}$ to 26 V |  | 0.004 | $\begin{aligned} & 0.10 \\ & 0.40 \end{aligned}$ | \% |
| $\frac{\Delta \mathrm{V}_{\mathrm{O}}}{\overline{\mathrm{~V}}_{\mathrm{OUT}}}$ | Load Regulation | $\mathrm{I}_{\mathrm{L}}=0.1 \mathrm{~mA}$ to 100 mA (Note 3) |  | 0.04 | $\begin{aligned} & 0.16 \\ & 0.30 \end{aligned}$ | \% |
| $\mathrm{V}_{\mathrm{IN}}-\mathrm{V}_{\mathrm{O}}$ | Dropout Voltage (Note 4) | $\begin{aligned} \mathrm{I}_{\mathrm{L}} & =100 \mu \mathrm{~A} \\ \mathrm{I}_{\mathrm{L}} & =20 \mathrm{~mA} \\ \mathrm{I}_{\mathrm{L}} & =30 \mathrm{~mA} \\ \mathrm{I}_{\mathrm{L}} & =50 \mathrm{~mA} \\ \mathrm{I}_{\mathrm{L}} & =100 \mathrm{~mA} \end{aligned}$ |  | $\begin{gathered} 17 \\ 130 \\ 150 \\ 190 \\ 230 \end{gathered}$ | 350 | mV |
| $\mathrm{I}_{\text {GND }}$ | Quiescent Current | $\mathrm{V}_{\text {ENABLE }} \leq 0.7 \mathrm{~V}$ (Shutdown) |  | 0.01 | 10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {GND }}$ | Ground Pin Current | $\begin{aligned} & \mathrm{V}_{\text {ENABLE }} \geq 2.0 \mathrm{~V}, \mathrm{I}_{\mathrm{L}}=100 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{L}}=20 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{L}}=30 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{L}}=50 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{L}}=100 \mathrm{~mA} \end{aligned}$ |  | $\begin{gathered} 130 \\ 270 \\ 330 \\ 500 \\ 1000 \end{gathered}$ | $\begin{aligned} & 350 \\ & 1500 \end{aligned}$ | $\mu \mathrm{A}$ |
| PSRR | Ripple Rejection |  |  | 70 |  | dB |
| IGNDDO | Ground Pin <br> Current at Dropout | $\begin{aligned} & \mathrm{V}_{\text {IN }}=0.5 \mathrm{~V} \text { less than specified } \mathrm{V}_{\text {OUT }} \\ & \mathrm{I}_{\mathrm{L}}=100 \mu \mathrm{~A}(\text { Note } 5) \end{aligned}$ |  | 270 | 330 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {LIMIT }}$ | Current Limit | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | 100 | 250 |  | mA |
| $\frac{\Delta \mathrm{V}_{\mathrm{O}}}{\Delta \mathrm{P}_{\mathrm{D}}}$ | Thermal Regulation | (Note 6) |  | 0.05 |  | \%/W |
| $\mathrm{e}_{\mathrm{n}}$ | Output Noise |  |  | 100 |  | $\mu \mathrm{V}$ |

## ENABLE Input

| $\mathrm{V}_{\mathrm{IL}}$ | Input Voltage Level <br> Logic Low <br> Logic High | OFF |  |  | 0.7 |
| :--- | :--- | :--- | :---: | :---: | :---: |
| $I_{\mathrm{IL}}$ | ON | 2.0 | V |  |  |
| $I_{\mathrm{IH}}$ |  | $\mathrm{V}_{\mathrm{IL}} \leq 0.7 \mathrm{~V}$ |  | 0.01 | 1 |

Note 1: Absolute maximum ratings indicate limits beyond which damage to the component may occur. Electrical specifications do not apply when operating the device outside of its rated operating conditions. The maximum allowable power dissipation is a function of the maximum junction temperature, $T_{J(M A X)}$, the junction-to-ambient thermal resistance, $\theta_{J A}$, and the ambient temperature, $T_{A}$. The maximum allowable power dissipation at any ambient temperature is calculated using: $P_{(M A X)}=$ $\left(T_{J(\operatorname{MAX})}-T_{A}\right) \div \theta_{J A}$. Exceeding the maximum allowable power dissipation will result in excessive die temperature, and the regulator will go into thermal shutdown. The $\theta_{\mathrm{JC}}$ of the MIC5200-xxBS is $15^{\circ} \mathrm{C} / \mathrm{W}$ and $\theta_{\mathrm{JA}}$ for the MIC5200BM is $160^{\circ} \mathrm{C} / \mathrm{W}$ mounted on a PC board (see "Thermal Considerations" section for further details).
Note 2: Output voltage temperature coefficient is defined as the worst case voltage change divided by the total temperature range.
Note 3: Regulation is measured at constant junction temperature using low duty cycle pulse testing. Parts are tested for load regulation in the load range from 0.1 mA to 100 mA . Changes in output voltage due to heating effects are covered by the thermal regulation specification.
Note 4: Dropout Voltage is defined as the input to output differential at which the output voltage drops $2 \%$ below its nominal value measured at 1 V differential.
Note 5: Ground pin current is the regulator quiescent current plus pass transistor base current. The total current drawn from the supply is the sum of the load current plus the ground pin current.
Note 6: Thermal regulation is defined as the change in output voltage at a time T after a change in power dissipation is applied, excluding load or line regulation effects. Specifications are for a 100 mA load pulse at $\mathrm{V}_{\mathbb{I N}}=26 \mathrm{~V}$ for $\mathrm{T}=10 \mathrm{~ms}$.

## Typical Characteristics






## Typical Characteristics





Supply Current vs. Supply








Ripple
vs. Frequency



Enable Current Threshold vs. Temperature



Enable Voltage Threshold


Ripple vs. Frequency


Ripple vs. Frequency


## Applications Information

## External Capacitors

A $1 \mu \mathrm{~F}$ capacitor is recommended between the MIC5200 output and ground to prevent oscillations due to instability. Larger values serve to improve the regulator's transient response. Most types of tantalum or aluminum electrolytics will be adequate; film types will work, but are costly and therefore not recommended. Many aluminum electrolytics have electrolytes that freeze at about $-30^{\circ} \mathrm{C}$, so solid tantalum capacitors are recommended for operation below $-25^{\circ} \mathrm{C}$. The important parameters of the capacitor are an effective series resistance of about $5 \Omega$ or less and a resonant frequency above 500 kHz . The value of this capacitor may be increased without limit.

At lower values of output current, less output capacitance is required for output stability. The capacitor can be reduced to $0.47 \mu \mathrm{~F}$ for current below 10 mA or $0.33 \mu \mathrm{~F}$ for currents below 1 mA . A $1 \mu \mathrm{~F}$ capacitor should be placed from the MIC5200 input to ground if there is more than 10 inches of wire between the input and the AC filter capacitor or if a battery is used as the input.

The MIC5200 will remain stable and in regulation with no load in addition to the internal voltage divider, unlike many other voltage regulators. This is especially important in CMOS RAM keep-alive applications.

When used in dual supply systems where the regulator load is returned to a negative supply, the output voltage must be diode clamped to ground.

## ENABLE Input

The MIC5200 features nearly zero OFF mode current. When the ENABLE input is held below 0.7 V , all internal circuitry is powered off. Pulling this pin high (over 2.0V) re-enables the device and allows operation. The ENABLE pin requires a small amount of current, typically $15 \mu \mathrm{~A}$. While the logic threshold is TTL/CMOS compatible, ENABLE may be pulled as high as 30 V , independent of the voltage on $\mathrm{V}_{\mathrm{IN}}$.

## Thermal Considerations

Part I. Layout
The MIC5200-xxBM (8-pin surface mount package) has the following thermal characteristics when mounted on a single layer copper-clad printed circuit board.

| PC Board <br> Dielectric | $\theta_{\mathrm{JA}}$ |
| :---: | :---: |
| FR4 | $160^{\circ} \mathrm{C} / \mathrm{W}$ |
| Ceramic | $120^{\circ} \mathrm{C} / \mathrm{W}$ |

Multi-layer boards having a ground plane, wide traces near the pads, and large supply bus lines provide better thermal conductivity.

The "worst case" value of $160^{\circ} \mathrm{C} / \mathrm{W}$ assumes no ground plane, minimum trace widths, and a FR4 material board.

## Part II. Nominal Power Dissipation and Die Temperature

The MIC5200-xxBM at a $25^{\circ} \mathrm{C}$ ambient temperature will operate reliably at up to 625 mW power dissipation when mounted in the "worst case" manner described above. At an ambient temperature of $55^{\circ} \mathrm{C}$, the device may safely dissipate 440 mW . These power levels are equivalent to a die temperature of $125^{\circ} \mathrm{C}$, the recommended maximum temperature for non-military grade silicon integrated circuits.

For MIC5200-xxBS (SOT-223 package) heat sink characteristics, please refer to Micrel Application Hint 17, "Calculating P.C. Board Heat Sink Area for Surface Mount Packages".


Minimum recommended board pad size, SO-8.

## 200mA Low-Dropout Voltage Regulator

## Preliminary Information

## General Description

The MIC5201 is an efficient linear voltage regulator with very low dropout voltage (typically 17 mV at light loads and 200 mV at 100 mA ), and very low ground current ( 1 mA at 100 mA output), offering better than $1 \%$ initial accuracy with a logic compatible ON/OFF switching input. Designed especially for hand-held battery powered devices, the MIC5201 is switched by a CMOS or TTL compatible logic signal. This ENABLE control may be tied directly to $\mathrm{V}_{\mathrm{IN}}$ if unneeded. When disabled, power consumption drops nearly to zero. The ground current of the MIC5201 increases only slightly in dropout, further prolonging battery life. Key MIC5201 features include protection against reversed battery, current limiting, and over-temperature shutdown.
The MIC5201 is available in several fixed voltages and accuracy configurations. It features the same pinout as the LT1121 with better performance. Other options are available; contact Micrel for details.

## Features

- High output voltage accuracy
- Variety of output voltages
- Guaranteed 200 mA output
- Low quiescent current
- Low dropout voltage
- Extremely tight load and line regulation
- Very low temperature coefficient
- Current and thermal limiting
- Reverse-battery protection
- Zero OFF mode current
- Logic-controlled electronic enable
- Available in SO-8 and SOT-223 packages


## Applications

- Cellular Telephones
- Laptop, Notebook, and Palmtop Computers
- Battery Powered Equipment
- PCMCIA $\mathrm{V}_{\mathrm{CC}}$ and $\mathrm{V}_{\mathrm{PP}}$ Regulation/Switching
- Bar Code Scanners
- SMPS Post-Regulator/ DC to DC Modules
- High Efficiency Linear Power Supplies


## Ordering Information

| Part Number | Volts | Accuracy | Temperature Range ${ }^{*}$ | Package |
| :--- | :---: | :---: | :---: | :---: |
| MIC5201BM | Adj | $1 \%$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | SO-8 |
| MIC5201-3.0BM | 3.0 | $1 \%$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | SO-8 |
| MIC5201-3.3BM | 3.3 | $1 \%$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | SO-8 |
| MIC5201-5.0BM | 5.0 | $1 \%$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | SO-8 |
| MIC5201-3.0BS | 3.0 | $1 \%$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | SOT-223 |
| MIC5201-3.3BS | 3.3 | $1 \%$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | SOT-223 |
| MIC5201-4.8BS | 4.85 | $1 \%$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | SOT-223 |
| MIC5201-5.0BS | 5.0 | $1 \%$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | SOT-223 |

* Junction Temperature

Other voltages are available; contact Micrel for details.

## Typical Application

MIC5201-3.3


Pin Configuration


MIC5201BM Adjustable regulator


ENABLE may be tied directly to $\mathrm{V}_{\text {IN }}$

## Absolute Maximum Ratings

Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Electrical specifications do not apply when operating the device beyond its specified Operating Ratings.

| Power Dissipation | Internally Limited |
| :--- | ---: |
| Lead Temperature (Soldering, 5 seconds) | $260^{\circ} \mathrm{C}$ |
| Operating Junction Temperature Range | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Input Supply Voltage | -20 V to +60 V |
| ENABLE Input Voltage | -20 V to +60 V |
| ESD Rating | $>2000 \mathrm{~V}$ |

## Recommended Operating Conditions

Input Voltage
Operating Junction Temperature Range ENABLE Input Voltage
2.5 V to 26 V $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ 0 V to $\mathrm{V}_{\text {IN }}$

## Electrical Characteristics

Limits in standard typeface are for $\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$ and limits in boldface apply over the junction temperature range of $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$.
Unless otherwise specified, $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{OUT}}+1 \mathrm{~V}, \mathrm{I}_{\mathrm{L}}=100 \mu \mathrm{~A}, \mathrm{C}_{\mathrm{L}}=3.3 \mu \mathrm{~F}$, and $\mathrm{V}_{\text {ENABLE }} \geq 2.0 \mathrm{~V}$

| Symbol | Parameter | Conditions | Min | Typical | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{O}}$ | Output Voltage Accuracy | Variation from specified $\mathrm{V}_{\text {OUT }}$ | $\begin{aligned} & -1 \\ & -2 \end{aligned}$ |  | 12 | \% |
| $\frac{\Delta \mathrm{V}_{\mathrm{O}}}{\Delta \mathrm{~T}}$ | Output Voltage Temperature Coef. | (Note 2) |  | 40 | 150 | ppm $/{ }^{\circ} \mathrm{C}$ |
| $\frac{\Delta \mathrm{V}_{\mathrm{O}}}{\mathrm{~V}_{\mathrm{O}}}$ | Line Regulation | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {OUT }}+1 \mathrm{~V}$ to 26 V |  | 0.004 | $\begin{aligned} & 0.20 \\ & 0.40 \end{aligned}$ | \% |
| $\frac{\Delta \mathrm{V}_{\mathrm{O}}}{\mathrm{~V}_{\mathrm{O}}}$ | Load Regulation | $\mathrm{I}_{\mathrm{L}}=0.1 \mathrm{~mA}$ to 200 mA (Note 3) |  | 0.04 | $\begin{aligned} & 0.16 \\ & 0.30 \end{aligned}$ | \% |
| $\mathrm{V}_{\mathrm{IN}}-\mathrm{V}_{\mathrm{O}}$ | Dropout Voltage (Note 4) | $\begin{aligned} \mathrm{I}_{\mathrm{L}} & =100 \mu \mathrm{~A} \\ \mathrm{I}_{\mathrm{L}} & =20 \mathrm{~mA} \\ \mathrm{I}_{\mathrm{L}} & =50 \mathrm{~mA} \\ \mathrm{I}_{\mathrm{L}} & =100 \mathrm{~mA} \\ \mathrm{I}_{\mathrm{L}} & =200 \mathrm{~mA} \end{aligned}$ |  | $\begin{gathered} \hline 17 \\ 130 \\ 180 \\ 225 \\ 270 \end{gathered}$ | 400 | mV |
| $\mathrm{I}_{\text {GND }}$ | Quiescent Current | $\mathrm{V}_{\text {ENABLE }} \leq 0.7 \mathrm{~V}$ (Shutdown) |  | 0.01 |  | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {GND }}$ | Ground Pin Current | $\begin{aligned} & V_{\text {ENABLE }} \geq 2.0 \mathrm{~V}, \mathrm{I}_{\mathrm{L}}=100 \mu \mathrm{~A} \\ & I_{L}=20 \mathrm{~mA} \\ & I_{L}=50 \mathrm{~mA} \\ & I_{L}=100 \mathrm{~mA} \\ & I_{L}=200 \mathrm{~mA} \end{aligned}$ |  | $\begin{gathered} 130 \\ 270 \\ 500 \\ 1000 \\ 3.0 \end{gathered}$ | $\begin{gathered} 400 \\ 2000 \end{gathered}$ | $\mu \mathrm{A}$ <br> mA |
| PSRR | Ripple Rejection |  |  | 75 |  | dB |
| IGNDDO | Ground Pin <br> Current at Dropout | $\mathrm{V}_{\text {IN }}=0.5 \mathrm{~V}$ less than specified $\mathrm{V}_{\text {OUT }}$ <br> $\mathrm{I}_{\mathrm{L}}=100 \mu \mathrm{~A}$ (Note 5) |  | 270 | 330 | $\mu \mathrm{A}$ |
| $\underline{\mathrm{I}_{\text {LIMIT }}}$ | Current Limit | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ |  | 280 | 500 | mA |
| $\frac{\overline{\Delta \mathrm{V}_{\mathrm{O}}}}{\overline{\Delta \mathrm{P}_{\mathrm{D}}}}$ | Thermal Regulation | (Note 6) |  | 0.05 |  | \%/W |
| $\mathrm{e}_{\mathrm{n}}$ | Output Noise |  |  | 100 |  | $\mu \mathrm{V}$ |

ENABLE Input

| $\mathrm{V}_{\text {IL }}$ | Input Voltage Level <br> Logic Low <br> Logic High | $\begin{aligned} & \text { OFF } \\ & \text { ON } \end{aligned}$ | 2.0 |  | 0.7 | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }_{\text {I }}^{\text {IL }}$ | ENABLE Input Current | $\begin{aligned} & \mathrm{V}_{\mathrm{IL}} \leq 0.7 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IH}} \geq 2.0 \mathrm{~V} \end{aligned}$ |  | $\begin{gathered} 0.01 \\ 15 \end{gathered}$ | $\begin{gathered} 1 \\ 50 \end{gathered}$ | $\mu \mathrm{A}$ |


| Symbol | Parameter | Conditions | Min | Typical | Max | Units |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Reference (MIC5201BM adjustable version only) |  | 1.223 | 1.242 | 1.255 | V |  |
| $\mathrm{~V}_{\text {REF }}$ | Reference Voltage |  | $\mathbf{1 . 2 1 7}$ |  | $\mathbf{1 . 2 6 7}$ |  |
| $\mathrm{I}_{\text {IL }}$ | Reference Voltage |  |  | 20 |  | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
|  | Temperature Coefficient |  |  |  |  |  |

Note 1: Absolute maximum ratings indicate limits beyond which damage to the component may occur. Electrical specifications do not apply when operating the device outside of its rated operating conditions. The maximum allowable power dissipation is a function of the maximum junction temperature, $T_{J_{(M A X)}}$, the junction-to-ambient thermal resistance, $\theta_{J A}$, and the ambient temperature, $T_{A}$. The maximum allowable power dissipation at any ambient temperature is calculated using: $P_{(\operatorname{MAX})}=$ $\left(T_{J(\operatorname{MAX})}-T_{A}\right) \div \theta_{J A}$. Exceeding the maximum allowable power dissipation will result in excessive die temperature, and the regulator will go into thermal shutdown. The $\theta_{\mathrm{Jc}}$ of the MIC5201-xxBS is $15^{\circ} \mathrm{C} / \mathrm{W}$ and $\theta_{\mathrm{JA}}$ for the MIC5201BM is $160^{\circ} \mathrm{C} / \mathrm{W}$ mounted on a PC board (see "Thermal Considerations" section for further details).
Note 2: Output voltage temperature coefficient is defined as the worst case voltage change divided by the total temperature range.
Note 3: Regulation is measured at constant junction temperature using low duty cycle pulse testing. Parts are tested for load regulation in the load range from 0.1 mA to 200 mA . Changes in output voltage due to heating effects are covered by the thermal regulation specification.
Note 4: Dropout Voltage is defined as the input to output differential at which the output voltage drops $2 \%$ below its nominal value measured at 1 V differential.
Note 5: Ground pin current is the regulator quiescent current plus pass transistor base current. The total current drawn from the supply is the sum of the load current plus the ground pin current.
Note 6: Thermal regulation is defined as the change in output voltage at a time $T$ after a change in power dissipation is applied, excluding load or line regulation effects. Specifications are for a 200 mA load pulse at $\mathrm{V}_{\mathrm{IN}}=26 \mathrm{~V}$ for $\mathrm{T}=10 \mathrm{~ms}$.

## Typical Characteristics











Supply Current vs. Supply




Output Current






Ripple
vs. Frequency



Enable Current Threshold vs. Temperature



Enable Voltage Threshold


Ripple vs. Frequency


Ripple vs. Frequency


## Applications Information

## External Capacitors

A $1 \mu \mathrm{~F}$ capacitor is recommended between the MIC5201 output and ground to prevent oscillations due to instability. Larger values serve to improve the regulator's transient response. Most types of tantalum or aluminum electrolytics will be adequate; film types will work, but are costly and therefore not recommended. Many aluminum electrolytics have electrolytes that freeze at about $-30^{\circ} \mathrm{C}$, so solid tantalums are recommended for operation below $-25^{\circ} \mathrm{C}$. The important parameters of the capacitor are an effective series resistance of about $5 \Omega$ or less and a resonant frequency above 500 kHz . The value of this capacitor may be increased without limit.

At lower values of output current, less output capacitance is required for output stability. The capacitor can be reduced to $0.47 \mu \mathrm{~F}$ for current below 10 mA or $0.33 \mu \mathrm{~F}$ for currents below 1 mA . A $1 \mu \mathrm{~F}$ capacitor should be placed from the MIC5201 input to ground if there is more than 10 inches of wire between the input and the AC filter capacitor or if a battery is used as the input.
The MIC5201 will remain stable and in regulation with no load in addition to the internal voltage divider, unlike many other voltage regulators. This is especially important in CMOS RAM keep-alive applications.

When used in dual supply systems where the regulator load is returned to a negative supply, the output voltage must be diode clamped to ground.


MIC5201 Fixed voltage application.


MIC5201 Adjustable application. A capacitor from the
adjust pin (pin 2) to ground will decrease high
frequency noise on the output.
MIC5201 Adjustable application. A capacitor from the
adjust pin (pin 2) to ground will decrease high
frequency noise on the output.
MIC5201 Adjustable application. A capacitor from the
adjust pin (pin 2) to ground will decrease high
frequency noise on the output.

## Thermal Considerations

## Part l. Layout

The MIC5201-xxBM (8-pin surface mount package) has the following thermal characteristics when mounted on a single layer copper-clad printed circuit board.

| PC Board <br> Dielectric | $\theta_{\mathrm{JA}}$ |
| :---: | :---: |
| FR4 | $160^{\circ} \mathrm{C} / \mathrm{W}$ |
| Ceramic | $120^{\circ} \mathrm{C} / \mathrm{W}$ |

Multi-layer boards having a ground plane, wide traces near the pads, and large supply bus lines provide better thermal conductivity.
The "worst case" value of $160^{\circ} \mathrm{C} / \mathrm{W}$ assumes no ground plane, minimum trace widths, and a FR4 material board.

## Part II. Nominal Power Dissipation and Die Temperature

The MIC5201-xxBM at a $25^{\circ} \mathrm{C}$ ambient temperature will operate reliably at up to 625 mW power dissipation when mounted in the "worst case" manner described above. At an ambient temperature of $55^{\circ} \mathrm{C}$, the device may safely dissipate 440 mW . These power levels are equivalent to a die temperature of $125^{\circ} \mathrm{C}$, the recommended maximum temperature for non-military grade silicon integrated circuits.

For MIC5201-xxBS (SOT-223 package) heat sink characteristics, please refer to Micrel Application Hint 17, "P.C. Board Heat Sinking".


Minimum recommended board pad size, SO-8.

## General Description

The MIC5202 is a family of dual linear voltage regulators with very low dropout voltage (typically 17 mV at light loads and 210 mV at 100 mA ), and very low ground current ( 1 mA at 100 mA output-each section), offering better than $1 \%$ initial accuracy with a logic compatible ON/OFF switching input. Designed especially for hand-held battery powered devices, the MIC5202 is switched by a CMOS or TTL compatible logic signal. This ENABLE control my be tied directly to $\mathrm{V}_{\mathbb{I}}$ if unneeded. When disabled, power consumption drops nearly to zero. The ground current of the MIC5202 increases only slightly in dropout, further prolonging battery life. Key MIC5202 features include protection against reversed battery, current limiting, and over-temperature shutdown.
The MIC5202 is available in several fixed voltages. Other options are available; contact Micrel for details.

## Features

- High output voltage accuracy
- Variety of output voltages
- Guaranteed 100 mA output
- Low quiescent current
- Low dropout voltage
- Extremely tight load and line regulation
- Very low temperature coefficient
- Current and thermal limiting
- Reverse-battery protection
- Zero OFF mode current
- Logic-controlled electronic shutdown
- Available in SO-8 package


## Applications

- Cellular Telephones
- Laptop, Notebook, and Palmtop Computers
- Battery Powered Equipment
- PCMCIA $V_{C C}$ and $V_{P P}$ Regulation/Switching
- Bar Code Scanners
- SMPS Post-Regulator/ DC to DC Modules
- High Efficiency Linear Power Supplies


## Ordering Information

| Part Number | Volts | Accuracy | Temperature Range ${ }^{*}$ | Package |
| :--- | :---: | :---: | :---: | :---: |
| MIC5202-3.0BM | 3.0 | $1 \%$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | SO-8 |
| MIC5202-3.3BM | 3.3 | $1 \%$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | SO-8 |
| MIC5202-4.8BM | 4.85 | $1 \%$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | SO-8 |
| MIC5202-5.0BM | 5.0 | $1 \%$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | SO-8 |

Other voltages are available; contact Micrel for details.

## Pin Configuration



Both GROUND pins must be tied to the same potential. $\mathrm{V}_{\mathbb{I N}}(\mathrm{A})$ and $\mathrm{V}_{\mathrm{IN}}(B)$ may run from separate supplies.

## Typical Application

MIC5202-3.3


ENABLE pins may be tied directly to $\mathrm{V}_{\text {IN }}$

## Absolute Maximum Ratings

Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Electrical specifications do not apply when operating the device beyond its specified Operating Ratings.

Power Dissipation $\qquad$ Internally Limited
Lead Temperature (Soldering, 5 seconds) ........................... $260^{\circ} \mathrm{C}$
Operating Junction Temperature Range $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Input Supply Voltage -20 V to +60 V
ENABLE Input Voltage ............................................. -20 V to +60 V
ESD Rating ....................................................................... > 2000V
SO-8 $\theta_{\text {JA }}$....................................................................... See Note 1

## Electrical Characteristics

Limits in standard typeface are for $\mathrm{T}_{j}=25^{\circ} \mathrm{C}$ and limits in boldface apply over the junction temperature range of $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$. Specifications are for each half of the (dual) MIC5202. Unless otherwise specified, $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{OUT}}+1 \mathrm{~V}, \mathrm{I}_{\mathrm{L}}=1 \mathrm{~mA}, \mathrm{C}_{\mathrm{L}}=10 \mu \mathrm{~F}$, and $\mathrm{V}_{\mathrm{CONTROL}}$ $\geq 2.0 \mathrm{~V}$.

| Symbol | Parameter | Condition | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{O}}$ | Output Voltage | Variation from specified $\mathrm{V}_{\text {OUT }}$ Accuracy | $\begin{aligned} & -1 \\ & -2 \end{aligned}$ |  | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | \% |
| $\frac{\overline{\Delta \mathrm{V}_{\mathrm{O}}}}{\Delta \mathrm{~T}}$ | Output Voltage Temperature Coef. | (Note 2) |  | 40 | 150 | ppm $/{ }^{\circ} \mathrm{C}$ |
| $\frac{\Delta \mathrm{V}_{\mathrm{O}}}{\mathrm{V}_{\mathrm{O}}}$ | Line Regulation | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {OUT }}+1 \mathrm{~V}$ to 26 V |  | 0.004 | $\begin{aligned} & 0.10 \\ & 0.40 \end{aligned}$ | \% |
| $\frac{\Delta \mathrm{V}_{\mathrm{O}}}{\mathrm{~V}_{\mathrm{O}}}$ | Load Regulation | $\mathrm{I}_{\mathrm{L}}=0.1 \mathrm{~mA}$ to $100 \mathrm{~mA}($ Note 3) |  | 0.04 | $\begin{aligned} & 0.16 \\ & 0.30 \end{aligned}$ | \% |
| $\mathrm{V}_{\mathrm{IN}}-\mathrm{V}_{\mathrm{O}}$ | Dropout Voltage (Note 4) | $\begin{aligned} \mathrm{I}_{\mathrm{L}} & =100 \mu \mathrm{~A} \\ \mathrm{I}_{\mathrm{L}} & =20 \mathrm{~mA} \\ \mathrm{I}_{\mathrm{L}} & =30 \mathrm{~mA} \\ \mathrm{I}_{\mathrm{L}} & =50 \mathrm{~mA} \\ \mathrm{I}_{\mathrm{L}} & =100 \mathrm{~mA} \end{aligned}$ |  | $\begin{gathered} 17 \\ 130 \\ 150 \\ 180 \\ 225 \end{gathered}$ | 350 | mV |
| $\mathrm{I}_{\mathrm{Q}}$ | Quiescent Current | $\mathrm{V}_{\text {CONTROL }} \leq 0.7 \mathrm{~V}$ (Shutdown) |  | 0.01 |  | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {GND }}$ | Ground Pin Current | $\begin{aligned} & V_{\text {CONTROL }} \geq 2.0 \mathrm{~V}, \mathrm{I}_{\mathrm{L}}=100 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{L}}=20 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{L}}=30 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{L}}=50 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{L}}=100 \mathrm{~mA} \end{aligned}$ |  | $\begin{gathered} 170 \\ 270 \\ 330 \\ 500 \\ 1200 \end{gathered}$ | 1500 | $\mu \mathrm{A}$ |
| PSRR | Ripple Rejection |  |  | 75 |  | dB |
| IGNDDO | Ground Pin <br> Current at Dropout | $\mathrm{V}_{\text {IN }}=0.5 \mathrm{~V}$ less specified $\mathrm{V}_{\text {OUT }}, \mathrm{I}_{\mathrm{L}}=100 \mu \mathrm{~A}$ (Note 5) |  | 270 | 330 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {LIMIT }}$ | Current Limit | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ |  | 280 |  | mA |
| $\frac{\Delta \mathrm{V}_{\mathrm{O}}}{\Delta \mathrm{P}_{\mathrm{D}}}$ | Thermal Regulation | (Note 6) |  | 0.05 |  | \%/W |
| $\mathrm{e}_{\mathrm{n}}$ | Output Noise |  |  | 100 |  | $\mu \mathrm{V}$ |

## Control Input

|  | Input Voltage Level <br> Logic Low <br> Logic High | OFF |  |  | 0.7 |
| :--- | :--- | :--- | :--- | :---: | :---: |
| ON |  |  |  |  |  |$\quad \mathrm{V}$

Note 1: Absolute maximum ratings indicate limits beyond which damage to the component may occur. Electrical specifications do not apply when operating the device outside of its rated operating conditions. The maximum allowable power dissipation is a function of the maximum junction temperature, $T_{J(M A X)}$ the junction-to-ambient thermal resistance, $\theta_{J A}$, and the ambient temperature, $T_{A}$. The maximum allowable power dissipation at any ambient temperature is calculated using: $P_{(M A X)}=$ $\left(T_{J(\text { MAX }}-T_{A}\right) / \theta_{J A}$. Exceeding the maximum allowable power dissipation will result in excessive die temperature, and the regulator will go into thermal shutdown. The junction to ambient thermal resistance of the MIC5202BM is $160^{\circ} \mathrm{C} / \mathrm{W}$ mounted on a PC board.
Note 2: Output voltage temperature coefficient is defined as the worst case voltage change divided by the total temperature range.
Note 3: Regulation is measured at constant junction temperature using low duty cycle pulse testing. Parts are tested for load regulation in the load range from 0.1 mA to 100 mA . Changes in output voltage due to heating effects are covered by the thermal regulation specification.
Note 4: Dropout Voltage is defined as the input to output differential at which the output voltage drops $2 \%$ below its nominal value measured at 1 V differential.
Note 5: Ground pin current is the regulator quiescent current plus pass transistor base current. The total current drawn from the supply is the sum of the load current plus the ground pin current.
Note 6: $\quad$ Thermal regulation is defined as the change in output voltage at a time $T$ after a change in power dissipation is applied, excluding load or line regulation effects. Specifications are for a 100 mA load pulse at $\mathrm{V}_{\mathbb{I N}}=26 \mathrm{~V}$ for $\mathrm{T}=10 \mathrm{~ms}$, and is measured separately for each section.

## Typical Characteristics (Each Regulator-2 Regulators/Package)









Supply Current vs. Supply




Output Current






Ripple
vs. Frequency



Enable Current Threshold vs. Temperature



Enable Voltage Threshold


Ripple vs. Frequency


Ripple vs. Frequency


## Applications Information

## External Capacitors

A $1 \mu \mathrm{~F}$ capacitor is recommended between the MIC5202 output and ground to prevent oscillations due to instability. Larger values serve to improve the regulator's transient response. Most types of tantalum or aluminum electrolytics will be adequate; film types will work, but are costly and therefore not recommended. Many aluminum electrolytics have electrolytes that freeze at about $-30^{\circ} \mathrm{C}$, so solid tantalums are recommended for operation below $-25^{\circ} \mathrm{C}$. The important parameters of the capacitor are an effective series resistance of about $5 \Omega$ or less and a resonant frequency above 500 kHz . The value of this capacitor may be increased without limit.

At lower values of output current, less output capacitance is required for output stability. The capacitor can be reduced to $0.47 \mu \mathrm{~F}$ for current below 10 mA or $0.33 \mu \mathrm{~F}$ for currents below 1 mA . A $1 \mu \mathrm{~F}$ capacitor should be placed from the MIC5202 input to ground if there is more than 10 inches of wire between the input and the AC filter capacitor or if a battery is used as the supply.

## ENABLE Input

The MIC5202 features nearly zero OFF mode current. When the ENABLE input is held below 0.7 V , all internal circuitry is powered off. Pulling this pin high (over 2.0V) re-enables the device and allows operation. The ENABLE pin requires a small amount of current, typically $15 \mu \mathrm{~A}$. While the logic threshold is TTL/CMOS compatible, ENABLE may be pulled as high as 30 V , independent of the voltage on $\mathrm{V}_{\mathrm{IN}^{*}}$. The two portions of the MIC5202 may be enabled separately.

## General Notes

The MIC5202 will remain stable and in regulation with no load in addition to the internal voltage divider, unlike many other voltage regulators. This is especially important in CMOS RAM keep-alive applications. Thermal shutdown is independant on both halfs of the dual MIC5202, however an over-temperature condition on one half might affect the other because of proximity. When used in dual supply systems where the regulator load is returned to a negative supply, the output voltage must be diode clamped to ground.

Both MIC5202 GROUND pins must be tied to the same ground potential. Isolation between the two halfs allows connecting the two $\mathrm{V}_{\text {IN }}$ pins to different supplies.

## Thermal Considerations

Part I. Layout
The MIC5202-xxBM (8-pin surface mount package) has the following thermal characteristics when mounted on a single layer copper-clad printed circuit board.

| PC Board <br> Dielectric | $\theta_{\mathrm{JA}}$ |
| :---: | :---: |
| FR4 | $160^{\circ} \mathrm{C} / \mathrm{W}$ |
| Ceramic | $120^{\circ} \mathrm{C} / \mathrm{W}$ |

Multi-layer boards having a ground plane, wide traces near the pads, and large supply bus lines provide better thermal conductivity.

The "worst case" value of $160^{\circ} \mathrm{C} / \mathrm{W}$ assumes no ground plane, minimum trace widths, and a FR4 material board.

## Part II. Nominal Power Dissipation and Die Temperature

The MIC5202-xxBM at a $25^{\circ} \mathrm{C}$ ambient temperature will operate reliably at up to 625 mW power dissipation when mounted in the "worst case" manner described above. At an ambient temperature of $55^{\circ} \mathrm{C}$, the device may safely dissipate 440 mW . These power levels are equivalent to a die temperature of $125^{\circ} \mathrm{C}$, the recommended maximum temperature for non-military grade silicon integrated circuits.


Minimum recommended board pad size, SO-8.

## General Description

The MIC5203 is a family of efficient linear voltage regulators with very low dropout voltage (typically 20 mV at light loads and 300 mV at 80 mA ), and very low ground current ( $225 \mu \mathrm{~A}$ at 10 mA output), offering better than $3 \%$ initial accuracy with a logic compatible ON/OFF switching input. Designed especially for hand-held battery powered devices, the MIC5203 is switched by a CMOS or TTL compatible logic signal and when disabled, power consumption drops nearly to zero. If logic control is not required, the Enable pin may be tied to the Input for 3-terminal operation. The ground current of the MIC5203 increases only slightly in dropout, further prolonging battery life. Key MIC5203 features include protection against reversed battery, current limiting, and overtemperature shutdown.
The MIC5203 is available in $3.0 \mathrm{~V}, 3.3 \mathrm{~V}, 3.6 \mathrm{~V}, 3.8 \mathrm{~V}, 4.0 \mathrm{~V}$, 4.75 V , and 5.0 V fixed voltage configurations. Other voltages are available; contact Micrel for details.

## Features

- Tiny four lead surface mount package
- Wide Selection of output voltages
- Guaranteed 80 mA output
- Low quiescent current
- Low dropout voltage
- Tight load and line regulation
- Low temperature coefficient
- Current and thermal limiting
- Reversed input polarity protection
- Zero OFF mode current
- Logic-controlled electronic shutdown


## Applications

- Cellular Telephones
- Laptop, Notebook, and Palmtop Computers
- Battery Powered Equipment
- Bar Code Scanners
- SMPS Post-Regulator/ DC to DC Modules
- High Efficiency Linear Power Supplies


## Ordering Information

| Part Number | Marking | Volts | Junction Temperature Range | Package |
| :--- | :---: | :---: | :---: | :--- |
| MIC5203-3.0BM4 | LA30 | 3.0 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | SOT-143 |
| MIC5203-3.3BM4 | LA33 | 3.3 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | SOT-143 |
| MIC5203-3.6BM4 | LA36 | 3.6 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | SOT-143 |
| MIC5203-3.8BM4 | LA38 | 3.8 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | SOT-143 |
| MIC5203-4.0BM4 | LA40 | 4.0 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | SOT-143 |
| MIC5203-4.7BM4 | LA47 | 4.75 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | SOT-143 |
| MIC5203-5.0BM4 | LA50 | 5.0 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | SOT-143 |

Other voltages are available; contact Micrel for details.

The $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ rated MIC5203-xxBM4 replaces the $0^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ MIC5203CM4.

## Typical Application



Pin Configuration


## Absolute Maximum Ratings

Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Electrical specifications do not apply when operating the device beyond its specified Recommended Operating

## Conditions.

| Power Dissipation ... | d |
| :---: | :---: |
| Lead Temperature (Soldering, 5 seconds) | ..... $260^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-60^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Input Supply Voltage | -20 V to +20V |
| ENABLE Input Voltag | -20V to +20V |

Power Dissipation
Internally Limited

Storaae Temperature Range $-60^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Input Supply Voltage ................................................ -20V to +20V
ENABLE Input Voltage
-20 V to +20 V

## Electrical Characteristics

Limits in standard typeface are for $\mathrm{T}_{\lrcorner}=25^{\circ} \mathrm{C}$ and limits in boldface apply over the junction temperature range of $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$.
Unless otherwise specified, $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\text {OUT }}+1 \mathrm{~V}, \mathrm{I}_{\mathrm{L}}=1 \mathrm{~mA}, \mathrm{C}_{\mathrm{L}}=1 \mu \mathrm{~F}$, and $\mathrm{V}_{\text {CONTROL }} \geq 2.0 \mathrm{~V}$.

| Symbol | Parameter | Conditions | Min | Typical | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {}}$ | Output Voltage Accuracy |  | $\begin{aligned} & -3 \\ & -4 \end{aligned}$ |  | $\begin{aligned} & 3 \\ & 4 \end{aligned}$ | \% |
| $\frac{\Delta \mathrm{V}_{\mathrm{o}}}{\Delta \mathrm{~T}}$ | Output Voltage <br> Temperature Coef. | (Note 2) |  | 50 | 200 | ppm $/{ }^{\circ} \mathrm{C}$ |
| $\frac{\Delta \mathrm{V}_{\mathrm{O}}}{\mathrm{~V}_{\mathrm{o}}}$ | Line Regulation | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {OUT }}+1 \mathrm{~V}$ to 16V |  | 0.008 | $\begin{aligned} & 0.3 \\ & 0.5 \end{aligned}$ | \% |
| $\frac{\Delta V_{0}}{V_{0}}$ | Load Regulation | $\mathrm{I}_{\mathrm{L}}=0.1 \mathrm{~mA}$ to 80 mA (Note 3) |  | 0.08 | $\begin{aligned} & 0.3 \\ & 0.5 \end{aligned}$ | \% |
| $\mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {O }}$ | Dropout Voltage (Note 4) | $\begin{aligned} & \mathrm{I}_{\mathrm{L}}=100 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{L}}=20 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{L}}=50 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{L}}=80 \mathrm{~mA} \end{aligned}$ |  | $\begin{gathered} 20 \\ 200 \\ 250 \\ 300 \end{gathered}$ | $\begin{aligned} & 350 \\ & 600 \end{aligned}$ | mV |
| $I_{Q}$ | Quiescent Current | $\mathrm{V}_{\text {CONTROL }} \leq 0.4 \mathrm{~V}$ (Shutdown) |  | 0.01 | 10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {GND }}$ | Ground Pin Current (Note 5) | $\begin{aligned} & \mathrm{V}_{\text {CONTROL }} \geq 2.0 \mathrm{~V} \text { (Active), } \mathrm{I}_{\mathrm{L}}=100 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{L}}=20 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{L}}=50 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{L}}=80 \mathrm{~mA} \end{aligned}$ |  | $\begin{gathered} 180 \\ 225 \\ 850 \\ 1800 \end{gathered}$ | $\begin{gathered} 750 \\ 3000 \end{gathered}$ | $\mu \mathrm{A}$ |
| $I_{\text {GNDDO }}$ | Ground Pin <br> Current at Dropout | $\mathrm{V}_{\text {IN }}=0.5 \mathrm{~V}$ less than designed $\mathrm{V}_{\text {out }}$ <br> (Note 5) |  | 200 | 300 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {LIMIT }}$ | Current Limit | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ |  | 180 | 250 | mA |
| $\frac{\Delta \mathrm{V}_{\mathrm{O}}}{\Delta \mathrm{P}_{\mathrm{D}}}$ | Thermal Regulation | (Note 6) |  | 0.05 |  | \%/W |

## Control Input

| $\begin{aligned} & \mathrm{V}_{\mathrm{IL}} \\ & \mathrm{~V}_{\mathrm{HH}} \end{aligned}$ | Input Voltage Level Logic Low <br> Logic High | $\begin{aligned} & \text { OFF } \\ & \text { ON } \end{aligned}$ | 2.0 |  | 0.6 | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\text {IL }}$ $\mathrm{I}_{\text {IH }}$ | Control Input Current | $\begin{aligned} & \mathrm{V}_{\mathrm{IL}} \leq 0.6 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{H}} \geq 2.0 \mathrm{~V} \end{aligned}$ |  | $\begin{gathered} 0.01 \\ 15 \end{gathered}$ | 1 <br> 50 | $\mu \mathrm{A}$ |

## Notes:

General Note: Devices are ESD protected, however, handling precautions are recommended.
Note 1: Absolute maximum ratings indicate limits beyond which damage to the component may occur. Electrical specifications do not apply when operating the device outside of its rated operating conditions. The maximum allowable power dissipation is a function of the maximum junction temperature, $T_{J M A X}$, the junction-to-ambient thermal resistance, $\theta_{J A}$, and the ambient temperature, $T_{A}$. The maximum allowable power dissipation at any ambient temperature is calculated using: $P_{\text {MAX }}=\left(T_{J M A X}-T_{A}\right) / \theta_{J A}$. Exceeding the maximum allowable power dissipation will result in excessive die temperature, and the regulator will go into thermal shutdown. $\theta_{\mathrm{JA}}$ of the SOT- 143 is $250^{\circ} \mathrm{C} / \mathrm{W}$, mounted on a PC board.
Note 2: Output voltage temperature coefficient is defined as the worst case voltage change divided by the total temperature range.
Note 3: Regulation is measured at constant junction temperature using low duty cycle pulse testing. Changes in output voltage due to heating effects are covered by the thermal regulation specification.
Note 4: Dropout voltage is defined as the input to output differential at which the output voltage drops $2 \%$ below its nominal value measured at 1 V differential.
Note 5: Ground pin current is the regulator quiescent current plus pass transistor base current. The total current drawn from the supply is the sum of the load current plus the ground pin current.
Note 6: Thermal regulation is defined as the change in output voltage at a time " t " after a change in power dissipation is applied, excluding load or line regulation effects. Specifications are for a 80 mA load pulse at $\mathrm{V}_{\mathbb{N}}=16 \mathrm{~V}$ for $\mathrm{t}=10 \mathrm{~ms}$.

## Typical Characteristics






## Typical Characteristics

















Enable Characteristics


## Applications Information

## External Capacitors

A $1 \mu \mathrm{~F}$ capacitor is recommended between the MIC5203 output and ground to prevent oscillations due to instability. Larger values serve to improve the regulator's transient response. Most types of tantalum or aluminum electrolytics will be adequate; film types will work, but are costly and therefore not recommended. Many aluminum electrolytics have electrolytes that freeze at about $-30^{\circ} \mathrm{C}$, so solid tantalums are recommended for operation below $-25^{\circ} \mathrm{C}$. The important parameters of the capacitor are an effective series resistance of about $5 \Omega$ or less and a self-resonant frequency above 500 kHz . The value of this capacitor may be increased without limit.

At lower values of output current, less output capacitance is required for output stability. The capacitor can be reduced to $0.22 \mu \mathrm{~F}$ for current below 10 mA or $0.1 \mu \mathrm{~F}$ for currents below 1 mA .

The MIC5203 will remain stable and in regulation with no load other than the internal voltage divider, unlike many other voltage regulators. This is especially important in CMOS RAM keep-alive applications.
A $0.1 \mu \mathrm{~F}$ (or larger) capacitor should be placed from the MIC5203 input to ground if there is more than 10 inches of wire between the input and the AC filter capacitor or if a battery is used as the input.

## ENABLE Input

The MIC5203 features nearly zero OFF mode current. When the ENABLE input is held below 0.6 V , all internal circuitry is powered off. Pulling this pin high (over 2.0V) re-enables the device and allows operation. The ENABLE pin requires a small amount of current, typically $15 \mu \mathrm{~A}$. While the logic threshold is TTL/CMOS compatible, ENABLE may be pulled as high as 20 V , independent of the voltage on $\mathrm{V}_{\mathbb{N}}$.

## 150mA Low-Noise LDO Voltage Regulator

## General Description

The MIC5205 is an efficient linear voltage regulator with ultralow-noise output, very low dropout voltage (typically 17 mV at light loads and 165 mV at 150 mA ), and very low ground current ( $600 \mu \mathrm{~A}$ at 100 mA output). The MIC5205 offers better than $1 \%$ initial accuracy.
Designed especially for hand-held, battery-powered devices, the MIC5205 includes a CMOS or TTL compatible enable/ shutdown control input. When shutdown, power consumption drops nearly to zero. Regulator ground current increases only slightly in dropout, further prolonging battery life.
Key MIC5205 features include a reference bypass pin to improve its already excellent low-noise performance, re-versed-battery protection, current limiting, and overtemperature shutdown.

The MIC5205 is available in fixed and adjustable output voltage versions in a small SOT-23-5 package.

## Features

- Ultralow-noise output
- High output voltage accuracy
- Guaranteed 150 mA output
- Low quiescent current
- Low dropout voltage
- Extremely tight load and line regulation
- Very low temperature coefficient
- Current and thermal limiting
- Reverse-battery protection
- "Zero" off-mode current
- Logic-controlled electronic enable


## Applications

- Cellular telephones
- Laptop, notebook, and palmtop computers
- Battery-powered equipment
- PCMCIA $\mathrm{V}_{\mathrm{CC}}$ and $\mathrm{V}_{\mathrm{PP}}$ regulation/switching
- Consumer/personal electronics
- SMPS post-regulator/dc-to-dc modules
- High-efficiency linear power supplies

Ordering Information

| Part Number | Marking | Voltage | Accuracy | Junction Temp. Range* | Package |
| :--- | :---: | :---: | :---: | :---: | :---: |
| MIC5205BM5 | LBAA | Adj | $1 \%$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | SOT-23-5 |
| MIC5205-3.0BM5 | LB30 | 3.0 | $1 \%$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | SOT-23-5 |
| MIC5205-3.3BM5 | LB33 | 3.3 | $1 \%$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | SOT-23-5 |
| MIC5205-3.6BM5 | LB36 | 3.6 | $1 \%$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | SOT-23-5 |
| MIC5205-3.8BM5 | LB38 | 3.8 | $1 \%$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | SOT-23-5 |
| MIC5205-4.0BM5 | LB40 | 4.0 | $1 \%$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | SOT-23-5 |
| MIC5205-5.0BM5 | LB50 | 5.0 | $1 \%$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | SOT-23-5 |

Other voltages available. Contact Micrel for details.

## Typical Application



## Low-Noise Regulator Application

## Pin Configuration



## Pin Description

| $\begin{aligned} & \text { MIC5205-x.x } \\ & \text { (fixed) } \end{aligned}$ | MIC5205 (adjustable) | Pin Name | Pin Function |
| :---: | :---: | :---: | :---: |
| 1 | 1 | IN | Supply Input |
| 2 | 2 | GND | Ground |
| 3 | 3 | EN | Enable/Shutdown (Input): CMOS compatible input. Logic high = enable, logic low or oopen = shutdown. |
| 4 |  | BYP | Reference Bypass: Connect external 470pF capacitor to GND to reduce output noise. May be left open. |
|  | 4 | ADJ | Adjust (Input): Adjustable regulator feedback input. Connect to resistor voltage divider. |
| 5 | 5 | OUT | Regulator Output |

## Absolute Maximum Ratings (Note 1)

Supply Input Voltage $\left(\mathrm{V}_{\text {IN }}\right)$
-20 V to +20 V
Enable Input Voltage ( $\mathrm{V}_{\mathrm{EN}}$ ) .......................... -20 V to +20 V
Power Dissipation ( $\mathrm{P}_{\mathrm{D}}$ ) ............................ Internally Limited Lead Temperature (soldering, 5 sec.) ....................... $260^{\circ} \mathrm{C}$
Junction Temperature ( $\mathrm{T}_{\mathrm{J}}$ ) $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$

## Operating Ratings (Note 1)

Input Voltage ( $\mathrm{V}_{\text {IN }}$ ) ....................................... +2.5 V to +16 V
Enable Input Voltage $\left(\mathrm{V}_{\text {EN }}\right)$.................................. 0 V to $\mathrm{V}_{\text {IN }}$ Junction Temperature ( $\mathrm{T}_{\mathrm{J}}$ ) ...................... $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ Thermal Resistance, SOT-23-5 $\left(\theta_{\text {JA }}\right)$........................ Note 1

## Electrical Characteristics

$\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{OUT}}+1 \mathrm{~V} ; \mathrm{I}_{\mathrm{L}}=100 \mu \mathrm{~A} ; \mathrm{C}_{\mathrm{L}}=1.0 \mu \mathrm{~F} ; \mathrm{V}_{\mathrm{EN}} \geq 2.0 \mathrm{~V} ; \mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$, bold values indicate $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{J} \leq+125^{\circ} \mathrm{C}$; unless noted.

| Symbol | Parameter | Conditions | Min | Typical | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{O}}$ | Output Voltage Accuracy | variation from specified $\mathrm{V}_{\text {OUT }}$ | $\begin{aligned} & \hline-1 \\ & -2 \end{aligned}$ |  | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | $\begin{aligned} & \hline \% \\ & \% \end{aligned}$ |
| $\Delta \mathrm{V}_{\mathrm{O}} / \Delta \mathrm{T}$ | Output Voltage Temperature Coefficient | Note 2 |  | 40 |  | ppm $/{ }^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{\mathrm{O}} / \mathrm{V}_{\mathrm{O}}$ | Line Regulation | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {OUT }}+1 \mathrm{~V}$ to 16 V |  | 0.004 | $\begin{gathered} 0.012 \\ 0.05 \end{gathered}$ | $\begin{aligned} & \% / V \\ & \% / V \end{aligned}$ |
| $\Delta \mathrm{V}_{\mathrm{O}} / \mathrm{V}_{\mathrm{O}}$ | Load Regulation | $\mathrm{I}_{\mathrm{L}}=0.1 \mathrm{~mA}$ to $150 \mathrm{~mA}($ Note 3) |  | 0.02 | $\begin{aligned} & 0.2 \\ & 0.5 \end{aligned}$ | $\begin{aligned} & \hline \% \\ & \% \end{aligned}$ |
| $\overline{V_{I N}-V_{O}}$ | Dropout Voltage, Note 4 | $\begin{aligned} & \mathrm{I}_{\mathrm{L}}=100 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{L}}=50 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{L}}=100 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{L}}=150 \mathrm{~mA} \end{aligned}$ |  | 10 <br> 110 <br> 140 $165$ | 50 70 150 230 250 300 275 350 | mV <br> mV <br> mV <br> mV <br> mV <br> mV <br> mV <br> mV |
| $\mathrm{I}_{\text {GND }}$ | Quiescent Current | $\begin{aligned} & \mathrm{V}_{\mathrm{EN}} \leq 0.4 \mathrm{~V} \text { (shutdown) } \\ & \mathrm{V}_{\mathrm{EN}} \leq 0.18 \mathrm{~V} \text { (shutdown) } \end{aligned}$ |  | 0.01 | $\begin{aligned} & 1 \\ & 5 \end{aligned}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {GND }}$ | Ground Pin Current, Note 5 | $\begin{aligned} & \mathrm{V}_{\mathrm{EN}} \geq 2.0 \mathrm{~V}, \mathrm{I}_{\mathrm{L}}=100 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{L}}=50 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{L}}=100 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{L}}=150 \mathrm{~mA} \end{aligned}$ |  | 80 <br> 350 <br> 600 $1300$ | $\begin{gathered} \hline 125 \\ 150 \\ 600 \\ 800 \\ 1000 \\ 1500 \\ 1900 \\ \mathbf{2 5 0 0} \end{gathered}$ | $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ |
| PSRR | Ripple Rejection | frequency $=100 \mathrm{~Hz}, \mathrm{I}_{\mathrm{L}}=100 \mu \mathrm{~A}$ |  | 75 |  | dB |
| $\mathrm{I}_{\text {LIMIT }}$ | Current Limit | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ |  | 320 | 500 | mA |
| $\Delta \mathrm{V}_{\mathrm{O}} / \Delta \mathrm{P}_{\mathrm{D}}$ | Thermal Regulation | Note 6 |  | 0.05 |  | \%/W |
| $\mathrm{e}_{\mathrm{no}}$ | Output Noise | $\begin{aligned} & \mathrm{I}_{\mathrm{L}}=50 \mathrm{~mA}, \mathrm{C}_{\mathrm{L}}=2.2 \mu \mathrm{~F}, \\ & 470 \mathrm{pF} \text { from BYP to GND } \end{aligned}$ |  | 260 |  | $\mathrm{nV} \sqrt{\mathrm{Hz}}$ |

## ENABLE Input

| $\mathrm{V}_{\mathrm{IL}}$ | Enable Input Logic-Low Voltage | regulator shutdown |  |  | 0.4 |
| :--- | :--- | :--- | :---: | :---: | :---: |
| $\mathrm{~V}_{\mathrm{IH}}$ | Enable Input Logic-High Voltage | regulator enabled | V |  |  |
| $\mathrm{I}_{\mathrm{IL}}$ | Enable Input Current | $\mathrm{V}_{\mathrm{IL}} \leq 0.4 \mathrm{~V}$ | $\mathbf{2 . 0}$ |  |  |
| $\mathrm{I}_{\mathrm{IH}}$ |  | $\mathrm{V}_{\mathrm{IL}} \leq 0.18 \mathrm{~V}$ |  | V |  |

Note 1: Absolute maximum ratings indicate limits beyond which damage to the component may occur. Electrical specifications do not apply when operating the device outside of its operating ratings. The maximum allowable power dissipation is a function of the maximum junction temperature, $\mathrm{T}_{J(\max )}$, the junction-to-ambient thermal resistance, $\theta_{\mathrm{JA}}$, and the ambient temperature, $\mathrm{T}_{\mathrm{A}}$. The maximum allowable power dissipation at any ambient temperature is calculated using: $P_{D(\max )}=\left(T_{J(\max )}-T_{A}\right) \theta_{J A}$. Exceeding the maximum allowable power dissipation will result in excessive die temperature, and the regulator will go into thermal shutdown. The $\theta_{\mathrm{JA}}$ of the MIC5205-xxBM5 (all versions) is $220^{\circ} \mathrm{C} / \mathrm{W}$ mounted on a PC board (see "Thermal Considerations" section for further details).
Note 2: Output voltage temperature coefficient is defined as the worst case voltage change divided by the total temperature range.
Note 3: Regulation is measured at constant junction temperature using low duty cycle pulse testing. Parts are tested for load regulation in the load range from 0.1 mA to 150 mA . Changes in output voltage due to heating effects are covered by the thermal regulation specification.
Note 4: Dropout Voltage is defined as the input to output differential at which the output voltage drops $2 \%$ below its nominal value measured at 1 V differential.
Note 5: Ground pin current is the regulator quiescent current plus pass transistor base current. The total current drawn from the supply is the sum of the load current plus the ground pin current.
Note 6: Thermal regulation is defined as the change in output voltage at a time " $t$ " after a change in power dissipation is applied, excluding load or line regulation effects. Specifications are for a 150 mA load pulse at $\mathrm{V}_{\mathrm{IN}}=16 \mathrm{~V}$ for $\mathrm{t}=10 \mathrm{~ms}$.

## Typical Characteristics










Power Supply Ripple Rejection


Power Supply Ripple Rejection




## Typical Characteristics



## Applications Information

## Enable/Shutdown

Forcing EN (enable/shutdown) high (>2V) enables the regulator. EN is compatible with CMOS logic gates.
If the enable/shutdown feature is not required, connect EN (pin 3) to IN (supply input, pin 1). See Figure 1.

## Input Capacitor

A $1 \mu \mathrm{~F}$ capacitor should be placed from IN to GND if there is more than 10 inches of wire between the input and the ac filter capacitor or if a battery is used as the input.

## Reference Bypass Capacitor

BYP (reference bypass) is connected to the internal voltage reference. A 470pF capacitor ( $\mathrm{C}_{\mathrm{BYP}}$ ) connected from BYP to GND quiets this reference, providing a significant reduction in output noise. $\mathrm{C}_{\mathrm{BYP}}$ reduces the regulator phase margin; when using $\mathrm{C}_{\mathrm{BYP}}$, output capacitors of $2.2 \mu \mathrm{~F}$ or greater are generally required to maintain stability.
The start-up speed of the MIC5205 is inversely proportional to the size of the reference bypass capacitor. Applications requiring a slow ramp-up of output voltage should consider larger values of $\mathrm{C}_{\mathrm{BYP}}$. Likewise, if rapid turn-on is necessary, consider omitting $\mathrm{C}_{\mathrm{BYP}}$.
If output noise is not a major concern, omit $\mathrm{C}_{\mathrm{BYP}}$ and leave BYP open.

## Output Capacitor

An output capacitor is required between OUT and GND to prevent oscillation. The minimum size of the output capacitor is dependent upon whether a reference bypass capacitor is used. $1.0 \mu \mathrm{~F}$ minimum is recommended when $\mathrm{C}_{\mathrm{BYP}}$ is not used (see Figure 2). 2.2 $\mu \mathrm{F}$ minimum is recommended when $\mathrm{C}_{\mathrm{BYP}}$ is $470 \mu \mathrm{~F}$ (see Figure 1). Larger values improve the regulator's transient response. The output capacitor value may be increased without limit.
The output capacitor should have an ESR (effective series resistance) of about $5 \Omega$ or less and a resonant frequency above 1 MHz . Most tantalum or aluminum electrolytic capacitors are adequate; film types will work, but are more expensive. Since many aluminum electrolytics have electrolytes that freeze at about $-30^{\circ} \mathrm{C}$, solid tantalums are recommended for operation below $-25^{\circ} \mathrm{C}$.
At lower values of output current, less output capacitance is required for output stability. The capacitor can be reduced to $0.47 \mu \mathrm{~F}$ for current below 10 mA or $0.33 \mu \mathrm{~F}$ for currents below 1 mA .

## No-Load Stability

The MIC5205 will remain stable and in regulation with no load (other than the internal voltage divider) unlike many other voltage regulators. This is especially important in CMOS RAM keep-alive applications.

## Fixed Regulator Applications



Figure 1. Low-Noise Fixed Voltage Application
Figure 1 includes a $470 \mu \mathrm{~F}$ capacitor for low-noise operation and shows EN (pin 3) connected to IN (pin 1) for an application where enable/shutdown is not required. $\mathrm{C}_{\mathrm{OUT}}=2.2 \mu \mathrm{~F}$ minimum.


Figure 2. Basic Fixed Voltage Application
Figure 2 is an example of a basic configuration where the lowest-noise operation is not required. $\mathrm{C}_{\mathrm{OUT}}=1 \mu \mathrm{~F}$ minimum.

## Adjustable Regulator Applications

Figure 3 shows the MIC5205BM5 adjustable output voltage configuration. Two resistors set the output voltage. The formula for output voltage is:

$$
\mathrm{V}_{\text {OUT }}=1.242 \mathrm{~V} \times\left(\frac{\mathrm{R} 2}{\mathrm{R} 1}+1\right)
$$

Resistor values are not critical because ADJ (adjust) has a high input impedance, but for best results use resistors of $470 \mathrm{k} \Omega$ or less. A capacitor from ADJ to ground provides greatly improved noise performance.


Figure 3. Low-Noise Adjustable Voltage Application
Figure 3 includes the optional 470pF noise bypass capacitor from ADJ to GND to reduce output noise.

## Dual-Supply Operation

When used in dual supply systems where the regulator load is returned to a negative supply, the output voltage must be diode clamped to ground.

## Thermal Considerations

## Layout

The MIC5205-xxBM5 (5-lead SOT-23 package) has the following thermal characteristics when mounted on a single layer copper-clad printed circuit board.

| PC Board <br> Dielectric | $\theta_{\mathrm{JA}}$ |
| :---: | :---: |
| FR4 | $220^{\circ} \mathrm{C} / \mathrm{W}$ |
| Ceramic | $200^{\circ} \mathrm{C} / \mathrm{W}$ |

Multilayer boards having a ground plane, wide traces near the pads, and large supply bus lines provide better thermal conductivity.

The "worst case" value of $220^{\circ} \mathrm{C} / \mathrm{W}$ assumes no ground plane, minimum trace widths, and a FR4 material board.

## Nominal Power Dissipation and Die Temperature

The MIC5205-xxBM5 at a $25^{\circ} \mathrm{C}$ ambient temperature will operate reliably at over 450 mW power dissipation when mounted in the "worst case" manner described above. At an ambient temperature of $40^{\circ} \mathrm{C}$, the device may safely dissipate over 380 mW . These power levels are equivalent to a die temperature of $125^{\circ} \mathrm{C}$, the maximum operating junction temperature for the MIC5205.
For additional heat sink characteristics, please refer to Micrel Application Hint 17, "Calculating P.C. Board Heat Sink Area For Surface Mount Packages".

## General Description

The MIC5206 is an efficient linear voltage regulator with very low dropout voltage (typically 17 mV at light loads and 165 mV at 150 mA$)$, and very low ground current $(600 \mu \mathrm{~A}$ at 100 mA output), with better than $1 \%$ initial accuracy. It has a logic compatible enable/shutdown control input and an internal undervoltage monitor.
Designed especially for hand-held, battery-powered devices, the MIC5206 can be switched by a CMOS or TTL compatible logic signal. When disabled, power consumption drops nearly to zero. Dropout ground current is minimized to prolong battery life.
Key features include an undervoltage monitor with an error flag output, a reference bypass pin to improve its already lownoise performance (8-lead versions only), reversed-battery protection, current limiting, and overtemperature shutdown. The MIC5206 is available in several fixed voltages in a tiny SOT-23-5 package. It features a pinout, similar to the LP2980, but has significantly better performance. Fixed and adjustable output voltage versions, featuring the reference bypass option, are available in the 8 -lead Micrel Mini $8^{\text {TM }} 8$-lead MSOP (micro small-outline package).

## Features

- Error flag indicates undervoltage fault
- High output voltage accuracy
- Guaranteed 150 mA output
- Ultra low-noise output (8-lead versions)
- Low quiescent current
- Low dropout voltage
- Extremely tight load and line regulation
- Very low temperature coefficient
- Current and thermal limiting
- Reversed-battery protection
- "Zero" off-mode current
- Logic-controlled electronic enable


## Applications

- Cellular telephones
- Laptop, notebook, and palmtop computers
- Battery-powered equipment
- PCMCIA $V_{C C}$ and $V_{\text {PP }}$ regulation/switching
- Consumer/personal electronics
- SMPS post-regulator/dc-to-dc modules
- High-efficiency linear power supplies


## Typical Applications



SOT-23-5 Fixed Voltage Application


Adjustable Voltage Application

## Ordering Information

| Part Number | Marking | Volts | Accuracy | Temperature Range ${ }^{*}$ | Package |
| :--- | :---: | :---: | :---: | :---: | :---: |
| MIC5206-2.5BM5 | LD25 | 2.5 | $1 \%$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | SOT-23-5 |
| MIC5206-3.0BM5 | LD30 | 3.0 | $1 \%$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | SOT-23-5 |
| MIC5206-3.3BM5 | LD33 | 3.3 | $1 \%$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | SOT-23-5 |
| MIC5206-3.6BM5 | LD36 | 3.6 | $1 \%$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | SOT-23-5 |
| MIC5206-3.8BM5 | LD38 | 3.8 | $1 \%$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | SOT-23-5 |
| MIC5206-4.0BM5 | LD40 | 4.0 | $1 \%$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | SOT-23-5 |
| MIC5206-5.0BM5 | LD50 | 5.0 | $1 \%$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | SOT-23-5 |
| MIC5206BMM | - | Adj | $1 \%$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-lead MSOP |
| MIC5206-3.0BMM | - | 3.0 | $1 \%$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-lead MSOP |
| MIC5206-3.3BMM | - | 3.3 | $1 \%$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-lead MSOP |
| MIC5206-3.6BMM | - | 3.6 | $1 \%$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8 -lead MSOP |
| MIC5206-3.8BMM | - | 3.8 | $1 \%$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $8-$ lead MSOP |
| MIC5206-4.0BMM | - | 4.0 | $1 \%$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $8-$ lead MSOP |
| MIC5206-5.0BMM | - | 5.0 | $1 \%$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-lead MSOP |

Other voltages available. Contact Micrel for details.
Pin Configuration


MIC5206-xxBM5
(Fixed Output Voltage)

| OUT 1 | $\bigcirc$ | 8 IN | OUT 1 | $\bigcirc$ | 8 IN |
| :---: | :---: | :---: | :---: | :---: | :---: |
| OUT 2 |  | 7 F |  |  |  |
| OUT 2 |  | EN | OUT 2 |  |  |
| FLAG 3 |  | 6 GND | FLAG 3 |  | 6 GND |
| GND 4 |  | 5 BYP | GND 4 |  | 5 ADJ |
| MIC5206-x.xBMM (Fixed Output Voltage) |  |  | MIC5206BMM <br> (Adjustable Ouput Voltage) |  |  |

Pin Description

| $\begin{gathered} \text { MIC5206 } \\ \text { M5 } \end{gathered}$ | $\begin{gathered} \text { MIC5206 } \\ \text { MM } \end{gathered}$ | Pin Name | Pin Function |
| :---: | :---: | :---: | :---: |
| 1 | 1 | IN | Supply Input |
| 2 | 2 | GND | Ground |
| 3 | 3 | EN | Enable/Shutdown (Input): CMOS compatible input. Logic high = enable, logic low or open = shutdown. Do not leave floating. |
| 4 | 3 | FLAG | Error Flag (Output): Open-collector output. Active low indicates an ouput undervoltage condition. |
|  | 5 (fixed) | BYP | Reference Bypass: Connect external 470pF capacitor to GND to reduce output noise. May be left open. |
|  | 5 (adj.) | ADJ | Adjust (Input): Adjustable regulator feedback input. Connect to resistor voltage divider. |
| 5 | 1,2 | OUT | Regulator Output |

## Absolute Maximum Ratings

Supply Input Voltage ( $\mathrm{V}_{\mathrm{IN}}$ ) ........................... -20 V to +20 V
Enable Input Voltage ( $\mathrm{V}_{\mathrm{EN}}$ ) .......................... -20 V to +20 V
Power Dissipation ( $\mathrm{P}_{\mathrm{D}}$ ) ........................... Internally Limited
Junction Temperature ( $\mathrm{T}_{\mathrm{J}}$ ) ....................... $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Lead Temperature (Soldering, 5 sec .) $260^{\circ} \mathrm{C}$

## Operating Ratings

Supply Input Voltage ( $\mathrm{V}_{\mathrm{IN}}$ ) .......................... +2.5 V to +16 V
Enable Input Voltage ( $\mathrm{V}_{\mathrm{EN}}$ ) ................................. 0 V to $\mathrm{V}_{\mathrm{IN}}$
Junction Temperature $\left(\mathrm{T}_{\mathrm{J}}\right)$....................... $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
SOT-23-5 ( $\theta_{\text {JA }}$ )
Note 1
8 -lead MSOP SOIC ( $\theta_{\mathrm{JA}}$ ) Note 1

## Electrical Characteristics

$\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{OUT}}+1 \mathrm{~V} ; \mathrm{I}_{\mathrm{L}}=100 \mu \mathrm{~A} ; \mathrm{C}_{\mathrm{L}}=1.0 \mu \mathrm{~F} ; \mathrm{V}_{\mathrm{EN}} \geq 2.0 \mathrm{~V} ; \mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$, bold values indicate $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{J}} \leq+125^{\circ} \mathrm{C}$; unless noted.

| Symbol | Parameter | Conditions | Min | Typical | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{O}}$ | Output Voltage Accuracy | variation from nominal $\mathrm{V}_{\text {OUT }}$ | $\begin{aligned} & -1 \\ & -2 \end{aligned}$ |  | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | $\begin{aligned} & \text { \% } \\ & \% \end{aligned}$ |
| $\Delta \mathrm{V}_{\mathrm{O}} / \Delta \mathrm{T}$ | Output Voltage <br> Temperature Coefficient | Note 2 |  | 40 |  | ppm $/{ }^{\circ} \mathrm{C}$ |
| $\Delta \mathrm{V}_{\mathrm{O}} / \mathrm{V}_{\mathrm{O}}$ | Line Regulation | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {OUT }}+1 \mathrm{~V}$ to 16V |  | 0.004 | 0.012 | \% / V |
| $\Delta \mathrm{V}_{\mathrm{O}} / \mathrm{V}_{\mathrm{O}}$ | Load Regulation | $\mathrm{I}_{\mathrm{L}}=0.1 \mathrm{~mA}$ to 150 mA , Note 3 |  | 0.02 | 0.2 | \% |
| $\mathrm{V}_{\mathrm{IN}}-\mathrm{V}_{\mathrm{O}}$ | Dropout Voltage, Note 4 | $\begin{aligned} & \mathrm{I}_{\mathrm{L}}=100 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{L}}=50 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{L}}=100 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{L}}=150 \mathrm{~mA} \end{aligned}$ |  | 17 <br> 110 <br> 140 <br> 165 | $\begin{gathered} \hline 50 \\ 70 \\ 150 \\ 230 \\ 250 \\ 300 \\ 275 \\ 350 \end{gathered}$ | mV <br> mV <br> mV <br> mV <br> mV <br> mV <br> mV <br> mV |
| $\mathrm{I}_{\text {GND }}$ | Quiescent Current | $\mathrm{V}_{\mathrm{EN}} \leq 0.4 \mathrm{~V}$ (shutdown) <br> $\mathrm{V}_{\mathrm{EN}} \leq 0.18 \mathrm{~V}$ (shutdown) |  | 0.01 | $\begin{aligned} & 1 \\ & 5 \end{aligned}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ |
| $\mathrm{I}_{\text {GND }}$ | Ground Pin Current, Note 5 | $\begin{aligned} & \mathrm{V}_{\mathrm{EN}} \geq 2.0 \mathrm{~V}, \mathrm{I}_{\mathrm{L}}=100 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{L}}=50 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{L}}=100 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{L}}=150 \mathrm{~mA} \end{aligned}$ |  | $\begin{gathered} \hline 80 \\ 150 \\ 350 \\ 800 \\ 600 \\ 1500 \\ 1300 \\ 2500 \end{gathered}$ | 125 <br> 600 <br> 1000 <br> 1900 | $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ |
| PSRR | Ripple Rejection |  |  | 75 |  | dB |
| $\mathrm{I}_{\text {LIMIT }}$ | Current Limit | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ |  | 320 | 500 | mA |
| $\Delta \mathrm{V}_{\mathrm{O}} / \Delta \mathrm{P}_{\mathrm{D}}$ | Thermal Regulation | Note 6 |  | 0.05 |  | \%/W |
| $\mathrm{e}_{\text {no }}$ | Output Noise | $\begin{aligned} & \mathrm{I}_{\mathrm{L}}=50 \mathrm{~mA}, \mathrm{C}_{\mathrm{L}}=4.7 \mu \mathrm{~F}, 470 \mathrm{pF} \text { from } \mathrm{BYP} \\ & \text { to } \mathrm{GND} \text { (MM package only) } \end{aligned}$ |  | 260 |  | $\mathrm{nV} \sqrt{\mathrm{Hz}}$ |

## Enable Input

| $\mathrm{V}_{\mathrm{IL}}$ | Enable Input Logic-Low Voltage | regulator shutdown |  |  | 0.4 | V |
| :--- | :--- | :--- | :--- | :---: | :---: | :---: |
|  |  |  |  |  |  |  |
| $\mathrm{~V}_{\mathrm{IH}}$ | Enable Input Logic-High Voltage | regulator enabled | $\mathbf{2 . 0}$ |  |  | V |
| $\mathrm{I}_{\mathrm{IL}}$ | Enable Input Current | $\mathrm{V}_{\mathrm{IL}} \leq 0.4 \mathrm{~V}$ |  | 0.01 | -1 | $\mu \mathrm{~A}$ |
| $\mathrm{I}_{\mathrm{IH}}$ |  | $\mathrm{V}_{\mathrm{IL}} \leq 0.18 \mathrm{~V}$ |  | -2 | $\mu \mathrm{~A}$ |  |
|  |  | $\mathrm{~V}_{\mathrm{IH}} \geq 2.0 \mathrm{~V}$ | 5 | 20 | $\mu \mathrm{~A}$ |  |

## Error Flag Output

| $\mathrm{V}_{\text {ERR }}$ | Flag Threshold | undervoltage condition (below nominal) |  | -5 | -8 | $\%$ |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{~V}_{\mathrm{IL}}$ | Output Logic-Low Voltage | $\mathrm{I}_{\mathrm{L}}=1 \mathrm{~mA}$, undervoltage condition |  | 0.2 | $\mathbf{0 . 4}$ | V |
| $\mathrm{I}_{\mathrm{FL}}$ | Flag Leakage Current | flag off, $\mathrm{V}_{\text {FLAG }}=0 \mathrm{~V}$ to 16 V | -1 | 0.1 | +1 | $\mu \mathrm{~A}$ |

Note 1: Absolute maximum ratings indicate limits beyond which damage to the component may occur. Electrical specifications do not apply when operating the device outside of its operating ratings. The maximum allowable power dissipation is a function of the maximum junction temperature, $T_{J}(\max )$, the junction-to-ambient thermal resistance, $\theta_{\mathrm{JA}}$, and the ambient temperature, $\mathrm{T}_{\mathrm{A}}$. The maximum allowable power dissipation at any ambient temperature is calculated using: $P_{D(\max )}=\left(T_{J(\max )}-T_{A}\right) \theta_{J A}$. Exceeding the maximum allowable power dissipation will result in excessive die temperature, and the regulator will go into thermal shutdown. The $\theta_{\mathrm{JA}}$ of the MIC5206-x.xBM5 (all versions) is $220^{\circ} \mathrm{C} / \mathrm{W}$ mounted on a PC board. The $\theta_{\mathrm{JA}}$ of the MIC5206-x.xMM (all versions) is $200^{\circ} \mathrm{C} / \mathrm{W}$ mounted on a PC board (see "Thermal Considerations" section for further details).
Note 2: Output voltage temperature coefficient is defined as the worst case voltage change divided by the total temperature range.
Note 3: Regulation is measured at constant junction temperature using low duty cycle pulse testing. Parts are tested for load regulation in the load range from 0.1 mA to 150 mA . Changes in output voltage due to heating effects are covered by the thermal regulation specification.
Note 4: Dropout Voltage is defined as the input to output differential at which the output voltage drops $2 \%$ below its nominal value measured at 1 V differential.
Note 5: Ground pin current is the regulator quiescent current plus pass transistor base current. The total current drawn from the supply is the sum of the load current plus the ground pin current.
Note 6: Thermal regulation is defined as the change in output voltage at a time " $t$ " after a change in power dissipation is applied, excluding load or line regulation effects. Specifications are for a 150 mA load pulse at $\mathrm{V}_{\mathbb{I N}}=16 \mathrm{~V}$ for $\mathrm{t}=10 \mathrm{~ms}$.

## Typical Characteristics






Power Supply Ripple Rejection


## Typical Characteristics













## Applications Information

## Enable/Shutdown

Forcing EN (enable/shutdown) high (>2V) enables the regulator. EN is compatible with CMOS logic gates.
If the enable/shutdown feature is not required, connect EN (enable) to IN (supply input). Refer to the text with Figures 1a and 2.

## Input Capacitor

A $1 \mu \mathrm{~F}$ capacitor should be placed from IN to GND if there is more than 10 inches of wire between the input and the ac filter capacitor or if a battery is used as the input.

## Reference Bypass Capacitor

BYP (reference bypass) is connected to the internal voltage reference. A 470pF capacitor ( $\mathrm{C}_{\mathrm{BYP}}$ ) connected from BYP to GND quiets this reference, providing a significant reduction in output noise. See Figure 2. $\mathrm{C}_{\mathrm{BYP}}$ reduces the regulator phase margin; when using $\mathrm{C}_{\mathrm{BYP}}$, output capacitors of $2.2 \mu \mathrm{~F}$ or greater are generally required to maintain stability.
The start-up speed of the MIC5206 is inversely proportional to the size of the reference bypass capacitor. Applications requiring a slow ramp-up of output voltage should consider larger values of $\mathrm{C}_{\mathrm{BYP}}$. Likewise, if rapid turn-on is necessary, consider omitting $\mathrm{C}_{\mathrm{BYP}}$.
If output noise is not a major concern, omit $\mathrm{C}_{\mathrm{BYP}}$ and leave BYP open.

## Output Capacitor

An output capacitor is required between OUT and GND to prevent oscillation. The minimum size of the output capacitor is dependent upon whether a reference bypass capacitor is used. $1.0 \mu \mathrm{~F}$ minimum is recommended when $\mathrm{C}_{\mathrm{BYP}}$ is not used (see Figure 2). 2.2 $\mu \mathrm{F}$ minimum is recommended when $\mathrm{C}_{\mathrm{BYP}}$ is $470 \mu \mathrm{~F}$ (see Figure 2). Larger values improve the regulator's transient response. The output capacitor value may be increased without limit.
The output capacitor should have an ESR (effective series resistance) of about $5 \Omega$ or less and a resonant frequency above 1 MHz . Most tantalum or aluminum electrolytic capacitors are adequate; film types will work, but are more expensive. Since many aluminum electrolytics have electrolytes that freeze at about $-30^{\circ} \mathrm{C}$, solid tantalums are recommended for operation below $-25^{\circ} \mathrm{C}$.
At lower values of output current, less output capacitance is required for output stability. The capacitor can be reduced to $0.47 \mu \mathrm{~F}$ for current below 10 mA or $0.33 \mu \mathrm{~F}$ for currents below 1 mA .

## No-Load Stability

The MIC5205 will remain stable and in regulation with no load (other than the internal voltage divider) unlike many other voltage regulators. This is especially important in CMOS RAM keep-alive applications.

## Error Flag Ouput

The error flag is an open-collector output and is active (low) when an undervoltage of approximately $5 \%$ below the nominal output voltage is detected. A pullup resistor from IN to FLAG is shown in all schematics.

If an error indication is not required, FLAG may be left open and the pullup resistor may be omitted.

## Fixed Regulator Applications



Figure 1a. Basic Fixed Voltage Application
EN (pin 3) is shown connected to IN (pin 1) for an application where enable/shutdown is not required. The error flag is shown with a $100 \mathrm{k} \Omega$ pullup resistor.


Figure 1b. Basic Fixed Voltage Application
Figure 1 b is an example of a basic configuration where the lowest-noise operation is not required. $\mathrm{C}_{\text {OUT }}=1 \mu \mathrm{~F}$ minimum. The error flag is shown with a $47 \mathrm{k} \Omega$ pullup resistor.

## Low-Noise Application



Figure 2. Low-Noise Fixed Voltage Application
Figure 2 includes a $470 \mu \mathrm{~F}$ capacitor for low-noise operation and shows EN (pin 7) connected to IN (pin 8) for an application where enable/shutdown is not required. The error flag is shown with a $47 \mathrm{k} \Omega$ pullup resistor.

## Adjustable Regulator Applications

Figure 3 shows the MIC5206BMM adjustable output voltage configuration. Two resistors set the output voltage. The formula for output voltage is:

$$
\mathrm{V}_{\text {OUT }}=1.242 \mathrm{~V} \times\left(\frac{\mathrm{R} 2}{\mathrm{R} 1}+1\right)
$$

Resistor values are not critical because ADJ (adjust) has a high input impedance, but for best results use resistors of $470 \mathrm{k} \Omega$ or less. A capacitor from ADJ to ground provides greatly improved noise performance.


Figure 3. Low-Noise Adjustable Voltage Application
Figure 3 also includes a $470 \mu \mathrm{~F}$ capacitor for low-noise operation and shows EN (pin 7) connected to IN (pin 8) for an application where enable/shutdown is not required. $\mathrm{C}_{\text {OUT }}=$ $2.2 \mu \mathrm{~F}$ minimum. The error flag is shown with a $47 \mathrm{k} \Omega$ pullup resistor.

## Thermal Considerations

## Layout

The MIC5206-x.xBM5 (5-lead SOT-23 package) has the following thermal characteristics when mounted on a single layer copper-clad printed circuit board.
Multilayer boards having a ground plane, wide traces near the pads, and large supply bus lines provide better thermal conductivity.

| PC Board <br> Dielectric | $\theta_{\mathrm{JA}}$ |
| :---: | :---: |
| FR4 | $220^{\circ} \mathrm{C} / \mathrm{W}$ |
| Ceramic | $200^{\circ} \mathrm{C} / \mathrm{W}$ |

SOT-23-5 Thermal Characteristics
The "worst case" value of $220^{\circ} \mathrm{C} / \mathrm{W}$ assumes no ground plane, minimum trace widths, and a FR4 material board.
The MIC5206-xxBMM (8-lead MSOP) has a thermal resistance of $200^{\circ} \mathrm{C} / \mathrm{W}$ when mounted on a FR4 board with minimum trace widths and no ground plane.

| PC Board <br> Dielectric | $\theta_{\text {JA }}$ |
| :---: | :---: |
| FR4 | $200^{\circ} \mathrm{C}$ |

MSOP Thermal Characteristics

## Nominal Power Dissipation and Die Temperature

The MIC5206-x.xBM5 at a $25^{\circ} \mathrm{C}$ ambient temperature will operate reliably at over 450 mW power dissipation when mounted in the "worst case" manner described above. At an ambient temperature of $40^{\circ} \mathrm{C}$, the device may safely dissipate over 380 mW . These power levels are equivalent to a die temperature of $125^{\circ} \mathrm{C}$, the maximum operating junction temperature for the MIC5206.
For additional heat sink characteristics, please refer to Micrel Application Hint 17, "Calculating P.C. Board Heat Sink Area For Surface Mount Packages".

## General Description

The MIC5207 is an efficient linear voltage regulator with ultra low-noise output, very low dropout voltage (typically 17 mV at light loads and 165 mV at 180 mA ), and very low ground current ( $720 \mu \mathrm{~A}$ at 100 mA output). The MIC5207 offers better than $3 \%$ initial accuracy.
Designed especially for hand-held, battery-powered devices, the MIC5207 includes a CMOS or TTL compatible enable/ shutdown control input. When shutdown, power consumption drops nearly to zero.

Key MIC5207 features include a reference bypass pin to improve its already low-noise performance, reversed-battery protection, current limiting, and overtemperature shutdown. The MIC5205 is available in fixed and adjustable output voltage versions in a small SOT-23-5 package. TO-92 and 8 -pin packages also available. Contact Micrel for details.

## Features

- Ultra low-noise output
- High output voltage accuracy
- Guaranteed 180 mA output
- Low quiescent current
- Low dropout voltage
- Extremely tight load and line regulation
- Very low temperature coefficient
- Current and thermal limiting
- Reverse-battery protection
- "Zero" off-mode current
- Logic-controlled electronic enable


## Applications

- Cellular telephones
- Laptop, notebook, and palmtop computers
- Battery-powered equipment
- PCMCIA $\mathrm{V}_{\mathrm{CC}}$ and $\mathrm{V}_{\mathrm{PP}}$ regulation/switching
- Consumer/personal electronics
- SMPS post-regulator/dc-to-dc modules
- High-efficiency linear power supplies


## Ordering Information

| Part Number | Marking | Voltage | Accuracy | Junction Temp. Range ${ }^{*}$ | Package |
| :--- | :---: | :---: | :---: | :---: | :---: |
| MIC5207BM5 | LEAA | Adj | $3 \%$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | SOT-23-5 |
| MIC5207-3.0BM5 | LE30 | 3.0 | $3 \%$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | SOT-23-5 |
| MIC5207-3.3BM5 | LE33 | 3.3 | $3 \%$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | SOT-23-5 |
| MIC5207-3.6BM5 | LE36 | 3.6 | $3 \%$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | SOT-23-5 |
| MIC5207-3.8BM5 | LE38 | 3.8 | $3 \%$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | SOT-23-5 |
| MIC5207-4.0BM5 | LE40 | 4.0 | $3 \%$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | SOT-23-5 |
| MIC5207-5.0BM5 | LE50 | 5.0 | $3 \%$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | SOT-23-5 |
| MIC5207-x.xBZ | - | 5.0 | $3 \%$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | TO-92 |
| MIC5207-x.xBN $*$ | - | 5.0 | $3 \%$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-pin plastic DIP |

* Other voltages, TO-92 and DIP packages available. Contact Micrel for details.


## Typical Application



Battery-Powered Regulator Application

## Pin Configuration



MIC5207-x.xBN
(Fixed Voltages)


MIC5207-x.xBM5 (Fixed Voltages)

MIC5207-x.xBZ
(Fixed Voltages)

## Pin Description

| $\begin{aligned} & \hline \text { MIC5207 } \\ & \text { (M5) } \end{aligned}$ | MIC5207 <br> (N) | MIC5207 <br> (Z) | Pin Name | Pin Function |
| :---: | :---: | :---: | :---: | :---: |
| 1 | 8 | 1 | IN | Supply Input |
| 2 | 4 | 2 | GND | Ground |
| 3 | 3 |  | EN | Enable/Shutdown (Input): CMOS compatible input. Logic high = enable, logic low or oopen = shutdown. |
| 4 (fix) |  |  | BYP | Reference Bypass: Connect external 470pF capacitor to GND to reduce output noise. May be left open. |
| 4 (adj) |  |  | ADJ | Adjust (Input): Adjustable regulator feedback input. Connect to resistor voltage divider. |
| 5 | 1 | 3 | OUT | Regulator Output |

Absolute Maximum Ratings (Note 1)Supply Input Voltage ( $\mathrm{V}_{\text {IN }}$ )
$\qquad$ -20 V to +20 V Enable Input Voltage ( $\mathrm{V}_{\mathrm{EN}}$ ) .......................... -20 V to +20 V Power Dissipation ( $\mathrm{P}_{\mathrm{D}}$ ) $\qquad$ Internally Limited Lead Temperature (soldering, 5 sec .) $\qquad$ $260^{\circ} \mathrm{C}$

## Operating Ratings (Note 1)

Input Voltage ( $\mathrm{V}_{\text {IN }}$ ) ...................................... +2.5 V to +16 V
Enable Input Voltage $\left(\mathrm{V}_{\text {EN }}\right)$................................. 0 V to $\mathrm{V}_{\text {IN }}$
Junction Temperature ( $\mathrm{T}_{\mathrm{J}}$ ) ....................... $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Thermal Resistance $\left(\theta_{\mathrm{JA}}\right)$........................................ Note 1

## Electrical Characteristics

$\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\text {OUT }}+1 \mathrm{~V} ; \mathrm{I}_{\mathrm{L}}=100 \mu \mathrm{~A} ; \mathrm{C}_{\mathrm{L}}=1.0 \mu \mathrm{~F} ; \mathrm{V}_{\mathrm{EN}} \geq 2.0 \mathrm{~V} ; \mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$, bold values indicate $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{J}} \leq+125^{\circ} \mathrm{C}$; unless noted.

| Symbol | Parameter | Conditions | Min | Typical | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{O}}$ | Output Voltage Accuracy | variation from specified $\mathrm{V}_{\text {OUT }}$ | $\begin{aligned} & -3 \\ & -4 \end{aligned}$ |  | $\begin{aligned} & 3 \\ & 4 \end{aligned}$ | $\begin{aligned} & \% \\ & \% \end{aligned}$ |
| $\Delta \mathrm{V}_{\mathrm{O}} / \Delta \mathrm{T}$ | Output Voltage Temperature Coefficient | Note 2 |  | 40 |  | ppm $/{ }^{\circ} \mathrm{C}$ |
| $\Delta \mathrm{V}_{\mathrm{O}} / \mathrm{V}_{\mathrm{O}}$ | Line Regulation | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {OUT }}+1 \mathrm{~V}$ to 16 V |  | 0.005 | $\begin{aligned} & 0.05 \\ & 0.10 \end{aligned}$ | $\begin{aligned} & \% / V \\ & \% / V \end{aligned}$ |
| $\Delta \mathrm{V}_{\mathrm{O}} / \mathrm{V}_{\mathrm{O}}$ | Load Regulation | $\mathrm{I}_{\mathrm{L}}=0.1 \mathrm{~mA}$ to 150 mA , Note 3 |  | 0.05 | $\begin{aligned} & 0.5 \\ & 0.7 \end{aligned}$ | $\begin{aligned} & \hline \% \\ & \% \end{aligned}$ |
| $\mathrm{V}_{\mathrm{IN}}-\mathrm{V}_{\mathrm{O}}$ | Dropout Voltage, Note 4 | $\begin{aligned} & \mathrm{I}_{\mathrm{L}}=100 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{L}}=50 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{L}}=100 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{L}}=150 \mathrm{~mA} \end{aligned}$ |  | 17 <br> 115 <br> 140 <br> 165 | $\begin{gathered} \hline 60 \\ 80 \\ 175 \\ 250 \\ 280 \\ 325 \\ 300 \\ 400 \end{gathered}$ | mV <br> mV <br> mV <br> mV <br> mV <br> mV <br> mV <br> mV |
| $\mathrm{I}_{\text {GND }}$ | Quiescent Current | $\mathrm{V}_{\mathrm{EN}} \leq 0.4 \mathrm{~V}$ (shutdown) <br> $\mathrm{V}_{\mathrm{EN}} \leq 0.18 \mathrm{~V}$ (shutdown) |  | 0.01 | $\begin{aligned} & 1 \\ & 5 \end{aligned}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ |
| $\mathrm{I}_{\text {GND }}$ | Ground Pin Current, Note 5 | $\begin{aligned} & \mathrm{V}_{\mathrm{EN}} \geq 2.0 \mathrm{~V}, \mathrm{I}_{\mathrm{L}}=100 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{L}}=50 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{L}}=100 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{L}}=150 \mathrm{~mA} \end{aligned}$ |  | $\begin{gathered} \hline 80 \\ 350 \\ 720 \\ 1800 \end{gathered}$ | $\begin{gathered} 130 \\ 170 \\ 650 \\ 900 \\ 1100 \\ 2000 \\ 2500 \\ 3000 \end{gathered}$ | $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ |
| PSRR | Ripple Rejection |  |  | 75 |  | dB |
| $\underline{\text { LIMIT }}$ | Current Limit | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ |  | 320 | 500 | mA |
| $\Delta \mathrm{V}_{\mathrm{O}} / \Delta \mathrm{P}_{\mathrm{D}}$ | Thermal Regulation | Note 6 |  | 0.05 |  | \%/W |
| $\mathrm{e}_{\mathrm{no}}$ | Output Noise | $\begin{aligned} & \mathrm{I}_{\mathrm{L}}=50 \mathrm{~mA}, \mathrm{C}_{\mathrm{L}}=2.2 \mu \mathrm{~F}, \\ & 470 \mathrm{pF} \text { from BYP to GND } \end{aligned}$ |  | 260 |  | $\mathrm{nV} \sqrt{\mathrm{Hz}}$ |

## ENABLE Input

| $\mathrm{V}_{\mathrm{IL}}$ | Enable Input Logic-Low Voltage | regulator shutdown |  |  | 0.4 |
| :--- | :--- | :--- | :---: | :---: | :---: |
| $\mathrm{~V}_{\mathrm{IH}}$ | Enable Input Logic-High Voltage | regulator enabled | V |  |  |
| $\mathrm{I}_{\mathrm{IL}}$ | Enable Input Current | $\mathrm{V}_{\mathrm{IL}} \leq 0.4 \mathrm{~V}$ | $\mathbf{2 . 0}$ |  |  |
| $\mathrm{I}_{\mathrm{IH}}$ |  | $\mathrm{V}_{\mathrm{IL}} \leq 0.18 \mathrm{~V}$ |  | 0.01 | -1 |

Note 1: Absolute maximum ratings indicate limits beyond which damage to the component may occur. Electrical specifications do not apply when operating the device outside of its operating ratings. The maximum allowable power dissipation is a function of the maximum junction temperature, $T_{J(\max )}$, the junction-to-ambient thermal resistance, $\theta_{\mathrm{JA}}$, and the ambient temperature, $\mathrm{T}_{\mathrm{A}}$. The maximum allowable power dissipation at any ambient temperature is calculated using: $P_{D(\max )}=\left(T_{J(\max )}-T_{A}\right) \theta_{J A}$. Exceeding the maximum allowable power dissipation will result in excessive die temperature, and the regulator will go into thermal shutdown. The $\theta_{\mathrm{JA}}$ of the SOT-23-5 (M5) is $220^{\circ} \mathrm{C} / \mathrm{W}, 8$-pin DIP $(\mathrm{N})$ is $105^{\circ} \mathrm{C}$, and TO-92 ( Z ) is $180^{\circ} \mathrm{C} / \mathrm{W}$ ( $0.4^{\prime \prime}$ leads) or $160^{\circ} \mathrm{C} / \mathrm{W}\left(0.25^{\prime \prime}\right.$ leads) soldered to a PC board. See "Thermal Considerations".
Note 2: Output voltage temperature coefficient is defined as the worst case voltage change divided by the total temperature range.
Note 3: Regulation is measured at constant junction temperature using low duty cycle pulse testing. Parts are tested for load regulation in the load range from 0.1 mA to 180 mA . Changes in output voltage due to heating effects are covered by the thermal regulation specification.
Note 4: Dropout voltage is defined as the input to output differential at which the output voltage drops $2 \%$ below its nominal value measured at 1 V differential.
Note 5: Ground pin current is the regulator quiescent current plus pass transistor base current. The total current drawn from the supply is the sum of the load current plus the ground pin current.
Note 6: Thermal regulation is defined as the change in output voltage at a time " $t$ " after a change in power dissipation is applied, excluding load or line regulation effects. Specifications are for a 180 mA load pulse at $\mathrm{V}_{\mathrm{IN}}=16 \mathrm{~V}$ for $\mathrm{t}=10 \mathrm{~ms}$.

## Typical Characteristics










Power Supply Ripple Rejection


Power Supply Ripple Rejection




## Typical Characteristics



## Applications Information

## Enable/Shutdown

Forcing EN (enable/shutdown) high (>2V) enables the regulator. EN is compatible with CMOS logic gates.
If the enable/shutdown feature is not required, connect EN (pin 3) to IN (supply input, pin 1). See Figure 1.

## Input Capacitor

A $1 \mu \mathrm{~F}$ capacitor should be placed from IN to GND if there is more than 10 inches of wire between the input and the ac filter capacitor or if a battery is used as the input.

## Reference Bypass Capacitor

BYP (reference bypass) is connected to the internal voltage reference. A 470pF capacitor ( $\mathrm{C}_{\mathrm{BYP}}$ ) connected from BYP to GND quiets this reference, providing a significant reduction in output noise. $\mathrm{C}_{\mathrm{BYP}}$ reduces the regulator phase margin; when using $\mathrm{C}_{\mathrm{BYP}}$, output capacitors of $2.2 \mu \mathrm{~F}$ or greater are generally required to maintain stability.
The start-up speed of the MIC5207 is inversely proportional to the size of the reference bypass capacitor. Applications requiring a slow ramp-up of output voltage should consider larger values of $\mathrm{C}_{\mathrm{BYP}}$. Likewise, if rapid turn-on is necessary, consider omitting $\mathrm{C}_{\mathrm{BYP}}$.
If output noise is not a major concern, omit $\mathrm{C}_{\mathrm{BYP}}$ and leave BYP open.

## Output Capacitor

An output capacitor is required between OUT and GND to prevent oscillation. The minimum size of the output capacitor is dependent upon whether a reference bypass capacitor is used. $1.0 \mu \mathrm{~F}$ minimum is recommended when $\mathrm{C}_{\mathrm{BYP}}$ is not used (see Figure 2). 2.2 $\mu \mathrm{F}$ minimum is recommended when $\mathrm{C}_{\mathrm{BYP}}$ is $470 \mu \mathrm{~F}$ (see Figure 1). Larger values improve the regulator's transient response. The output capacitor value may be increased without limit.
The output capacitor should have an ESR (effective series resistance) of about $5 \Omega$ or less and a resonant frequency above 1 MHz . Most tantalum or aluminum electrolytic capacitors are adequate; film types will work, but are more expensive. Since many aluminum electrolytics have electrolytes that freeze at about $-30^{\circ} \mathrm{C}$, solid tantalums are recommended for operation below $-25^{\circ} \mathrm{C}$.
At lower values of output current, less output capacitance is required for output stability. The capacitor can be reduced to $0.47 \mu \mathrm{~F}$ for current below 10 mA or $0.33 \mu \mathrm{~F}$ for currents below 1 mA .

## No-Load Stability

The MIC5207 will remain stable and in regulation with no load (other than the internal voltage divider) unlike many other voltage regulators. This is especially important in CMOS RAM keep-alive applications.

## Fixed Regulator Applications



Figure 1. Low-Noise Fixed Voltage Application
Figure 1 includes a $470 \mu \mathrm{~F}$ capacitor for low-noise operation and shows EN (pin 3) connected to IN (pin 1) for an application where enable/shutdown is not required. $\mathrm{C}_{\mathrm{OUT}}=2.2 \mu \mathrm{~F}$ minimum.


Figure 2. Basic Fixed Voltage Application
Figure 2 is an example of a basic configuration where the lowest-noise operation is not required. $\mathrm{C}_{\mathrm{OUT}}=1 \mu \mathrm{~F}$ minimum.

## Adjustable Regulator Applications

Figure 3 shows the MIC5207BM5 adjustable output voltage configuration. Two resistors set the output voltage. The formula for output voltage is:

$$
\mathrm{V}_{\text {OUT }}=1.242 \mathrm{~V} \times\left(\frac{\mathrm{R} 2}{\mathrm{R} 1}+1\right)
$$

Resistor values are not critical because ADJ (adjust) has a high input impedance, but for best results use resistors of $470 \mathrm{k} \Omega$ or less. A capacitor from ADJ to ground provides greatly improved noise performance.


Figure 3. Low-Noise Adjustable Voltage Application
Figure 3 includes the optional 470pF noise bypass capacitor from ADJ to GND to reduce output noise.

## Dual-Supply Operation

When used in dual supply systems where the regulator load is returned to a negative supply, the output voltage must be diode clamped to ground.

## Thermal Considerations

## Layout

The MIC5207-xxBM5 (5-lead SOT-23 package) has the following thermal characteristics when mounted on a single layer copper-clad printed circuit board.

| PC Board <br> Dielectric | $\theta_{\mathrm{JA}}$ |
| :---: | :---: |
| FR4 | $220^{\circ} \mathrm{C} / \mathrm{W}$ |
| Ceramic | $200^{\circ} \mathrm{C} / \mathrm{W}$ |

Multilayer boards having a ground plane, wide traces near the pads, and large supply bus lines provide better thermal conductivity.
The "worst case" value of $220^{\circ} \mathrm{C} / \mathrm{W}$ assumes no ground plane, minimum trace widths, and a FR4 material board.

## Nominal Power Dissipation and Die Temperature

The MIC5207-xxBM5 at a $25^{\circ} \mathrm{C}$ ambient temperature will operate reliably at over 450 mW power dissipation when mounted in the "worst case" manner described above. At an ambient temperature of $40^{\circ} \mathrm{C}$, the device may safely dissipate over 380 mW . These power levels are equivalent to a die temperature of $125^{\circ} \mathrm{C}$, the maximum operating junction temperature for the MIC5207.
For additional heat sink characteristics, please refer to Micrel Application Hint 17, "Calculating P.C. Board Heat Sink Area For Surface Mount Packages".

## USB Application

Figure 4 shows the MIC5207-3.3BZ (3-terminal, TO-92) in a USB application. Since the $\mathrm{V}_{\text {BUS }}$ supply may be greater than 10 inches from the regulator, a $1 \mu \mathrm{~F}$ input capacitor is included.


Figure 4. Single-Port Self-Powered Hub Application

## General Description

The MIC5208 is a dual linear voltage regulator with very low dropout voltage (typically 20 mV at light loads and 250 mV at 50 mA ), very low ground current ( $225 \mu \mathrm{~A}$ at 10 mA output), and better than $3 \%$ initial accuracy. It also features individual logic-compatible enable/shutdown control inputs.
Designed especially for hand-held battery powered devices, the MIC5208 can be switched by a CMOS or TTL compatible logic signal, or the enable pin can be connected to the supply input for 3 -terminal operation. When disabled, power consumption drops nearly to zero. Dropout ground current is minimized to prolong battery life.
Key features include current limiting, overtemperature shutdown, and protection against reversed battery.
The MIC5208 is available in $3.0 \mathrm{~V}, 3.3 \mathrm{~V}, 3.6 \mathrm{~V}, 4.0 \mathrm{~V}$ and 5.0 V fixed voltage configurations. Other voltages are available; contact Micrel for details.

## Features

- Micrel Mini $8^{\text {TM }}$ MSOP package
- Guaranteed 50 mA output
- Low quiescent current
- Low dropout voltage
- Wide selection of output voltages
- Tight load and line regulation
- Low temperature coefficient
- Current and thermal limiting
- Reversed input polarity protection
- Zero off-mode current
- Logic-controlled electronic enable


## Applications

- Cellular telephones
- Laptop, notebook, and palmtop computers
- Battery powered equipment
- Bar code scanners
- SMPS post regulator/dc-to-dc modules
- High-efficiency linear power supplies

Ordering Information

| Part Number | Voltage | Accuracy | Junction Temp. Range | Package |
| :--- | :---: | :---: | :---: | :---: |
| MIC5208-3.0BMM | 3.0 | $3 \%$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-lead MSOP |
| MIC5208-3.3BMM | 3.3 | $3 \%$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-lead MSOP |
| MIC5208-3.6BMM | 3.6 | $3 \%$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-lead MSOP |
| MIC5208-4.0BMM | 4.0 | $3 \%$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-lead MSOP |
| MIC5208-5.0BMM | 5.0 | $3 \%$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-lead MSOP |

Other voltages available. Contact Micrel for details.

## Typical Application



## Pin Configuration

| OUTA 1 | $\bigcirc$ | 8 | INA |
| :---: | :---: | :---: | :---: |
| GND 2 |  | 7 | ENA |
| OUTB 3 |  | 6 | INB |
| GND 4 |  | 5 | ENB |

## MIC5208BMM

## Pin Description

| Pin Number | Pin Name | Pin Function |
| :---: | :---: | :--- |
| 1 | OUTA | Regulator Output A |
| 2,4 | GND | Ground: Both pins must be connected together. |
| 3 | OUTB | Regulator Output B |
| 5 | ENB | Enable/Shutdown B (Input): CMOS compatible input. Logic high = enable, <br> logic low or open = shutdown. Do not leave floating. |
| 6 | INB | Supply Input B |
| 7 | ENA | Enable/Shutdown A (Input): CMOS compatible input. Logic high = enable, <br> logic low or open = shutdown. Do not leave floating. |
| 8 | INA | Supply Input A |

## Absolute Maximum Ratings

Supply Input Voltage ( $\mathrm{V}_{\mathrm{IN}}$ ) ........................... -20 V to +20 V
Enable Input Voltage ( $\mathrm{V}_{\mathrm{EN}}$ ) .......................... -20 V to +20 V
Power Dissipation ( $\mathrm{P}_{\mathrm{D}}$ ) ........................... Internally Limited
Storage Temperature Range ................... $-60^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Lead Temperature (soldering, 5 sec .) $\qquad$ $260^{\circ} \mathrm{C}$

## Recommended Operating Conditions

Supply Input Voltage ( $\mathrm{V}_{\mathrm{IN}}$ ) 2.5 V to 16 V

Enable Input Voltage ( $\mathrm{V}_{\mathrm{EN}}$ ) OV to 16 V Junction Temperature $\left(\mathrm{T}_{\mathrm{J}}\right)$...................... $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
8 -lead MSOP $\left(\theta_{J A}\right)$ Note 1

## Electrical Characteristics

$\mathrm{V}_{I N}=\mathrm{V}_{\mathrm{OUT}}+1 \mathrm{~V} ; \mathrm{I}_{\mathrm{L}}=1 \mathrm{~mA} ; \mathrm{C}_{\mathrm{L}}=1 \mu \mathrm{~F}$, and $\mathrm{V}_{\mathrm{EN}} \geq 2.0 \mathrm{~V} ; \mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$, bold values indicate $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$;
for one-half of dual MIC5208; unless noted.

| Symbol | Parameter | Conditions | Min | Typical | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{O}}$ | Output Voltage Accuracy | variation from nominal $\mathrm{V}_{\text {OUT }}$ | $\begin{aligned} & -3 \\ & -4 \end{aligned}$ |  | $\begin{aligned} & 3 \\ & 4 \end{aligned}$ | $\begin{aligned} & \% \\ & \% \end{aligned}$ |
| $\Delta \mathrm{V}_{\mathrm{O}} / \Delta \mathrm{T}$ | Output Voltage Temperature Coeffcient | Note 2 |  | 50 | 200 | ppm $/{ }^{\circ} \mathrm{C}$ |
| $\Delta \mathrm{V}_{\mathrm{O}} / \mathrm{V}_{\mathrm{O}}$ | Line Regulation | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {OUT }}+1 \mathrm{~V}$ to 16 V |  | 0.008 | $\begin{aligned} & 0.3 \\ & 0.5 \end{aligned}$ | $\begin{aligned} & \hline \% \\ & \% \end{aligned}$ |
| $\Delta \mathrm{V}_{\mathrm{O}} / \mathrm{V}_{\mathrm{O}}$ | Load Regulation | $\mathrm{I}_{\mathrm{L}}=0.1 \mathrm{~mA}$ to 50 mA , Note 3 |  | 0.08 | $\begin{aligned} & 0.3 \\ & 0.5 \end{aligned}$ | $\begin{aligned} & \hline \% \\ & \% \end{aligned}$ |
| $\overline{V_{I N}-V_{O}}$ | Dropout Voltage, Note 4 | $\begin{aligned} & I_{L}=100 \mu A \\ & I_{L}=20 \mathrm{~mA} \\ & I_{L}=50 \mathrm{~mA} \end{aligned}$ |  | $\begin{gathered} \hline 20 \\ 200 \\ 250 \end{gathered}$ | $\begin{aligned} & 350 \\ & 500 \end{aligned}$ | $\begin{aligned} & \mathrm{mV} \\ & \mathrm{mV} \\ & \mathrm{mV} \end{aligned}$ |
| $\mathrm{I}_{\mathrm{Q}}$ | Quiescent Current | $\mathrm{V}_{\text {EN }} \leq 0.4 \mathrm{~V}$ (shutdown) |  | 0.01 | 10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {GND }}$ | Ground Pin Current Note 5 | $\begin{aligned} & \mathrm{V}_{E N} \geq 2.0 \mathrm{~V} \text { (enabled), } \mathrm{I}_{\mathrm{L}}=100 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{L}}=20 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{L}}=50 \mathrm{~mA} \end{aligned}$ |  | $\begin{aligned} & 180 \\ & 225 \\ & 850 \end{aligned}$ | $\begin{gathered} 750 \\ 1200 \end{gathered}$ | $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {GNDDO }}$ | Ground Pin Current at Dropout | $\mathrm{V}_{\text {IN }}=0.5 \mathrm{~V}$ less than designed $\mathrm{V}_{\text {OUT }}$, Note 5 |  | 200 | 300 | $\mu \mathrm{A}$ |
| $\mathrm{l}_{\text {LIMIT }}$ | Current Limit | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ |  | 180 | 250 | mA |
| $\Delta \mathrm{V}_{\mathrm{O}} / \Delta \mathrm{P}_{\mathrm{D}}$ | Thermal Regulation | Note 6 |  | 0.05 |  | \%/W |

## Control Input

|  | Input Voltage Level <br> Logic Low <br> Logic High | shutdown <br> enabled |  |  | 0.6 |
| :--- | :--- | :--- | :---: | :---: | :---: |
| $\mathrm{~V}_{\mathrm{IH}}$ | Control Input Current | $\mathrm{V}_{\mathrm{IL}} \leq 0.6 \mathrm{~V}$ | V |  |  |
| $\mathrm{I}_{\mathrm{IL}}$ |  | $\mathrm{V}_{\mathrm{IH}} \geq 2.0 \mathrm{~V}$ |  | 0.01 | 1 |
| $\mathrm{I}_{\mathrm{IH}}$ |  | $\mu \mathrm{A}$ |  |  |  |

General Note: Devices are ESD protected, however, handling precautions are recommended.
Note 1: Absolute maximum ratings indicate limits beyond which damage to the component may occur. Electrical specifications do not apply when operating the device outside of its rated operating conditions. The maximum allowable power dissipation is a function of the maximum junction temperature, $T_{J(\max )}$, the junction-to-ambient thermal resistance, $\theta_{J A}$, and the ambient temperature, $T_{A}$. The maximum allowable power dissipation at any ambient temperature is calculated using: $P_{M A X}=\left(T_{J(\max )}-T_{A}\right) / \theta_{J A}$. Exceeding the maximum allowable power dissipation will result in excessive die temperature, and the regulator will go into thermal shutdown. $\theta_{\mathrm{JA}}$ of the 8 -lead MSOP is $200^{\circ} \mathrm{C} / \mathrm{W}$, mounted on a PC board.
Note 2: Output voltage temperature coefficient is defined as the worst case voltage change divided by the total temperature range.
Note 3: Regulation is measured at constant junction temperature using low duty cycle pulse testing. Changes in output voltage due to heating effects are covered by the thermal regulation specification.
Note 4: Dropout voltage is defined as the input to output differential at which the output voltage drops $2 \%$ below its nominal value measured at 1 V differential.
Note 5: Ground pin current is the regulator quiescent current plus pass transistor base current. The total current drawn from the supply is the sum of the load current plus the ground pin current.
Note 6: Thermal regulation is defined as the change in output voltage at a time " t " after a change in power dissipation is applied, excluding load or line regulation effects. Specifications are for a 50 mA load pulse at $\mathrm{V}_{\mathrm{IN}}=16 \mathrm{~V}$ for $\mathrm{t}=10 \mathrm{~ms}$.

## Typical Characteristics




Output Voltage
vs. Temperature





Dropout Voltage
vs. Temperature

## Ground Current

Short Circuit Current vs. Input Voltage

Short Circuit Current vs. Temperature


Dropout Characteristics
(MIC5208-3.3)





## Typical Characteristics





Ripple Voltage
vs. Frequency


FREQUENCY (Hz)




Enable Characteristics
(MIC5208-3.3)


Enable Current vs. Temperature


## Applications Information

## Supply/Ground

Both MIC5208 GND pins must be connected to the same ground potential. INA and INB can each be connected to a different supply.

## Enable/Shutdown

ENA (enable/shutdown) and ENB may be enabled separately. Forcing ENA/B high (> 2 V ) enables the associated regulator. ENA/B requires a small amount of current, typically $15 \mu \mathrm{~A}$. While the logic threshold is TTL/CMOS compatible, ENA/B may be forced as high as 20 V , independent of $\mathrm{V}_{\mathbb{I N}}$.
Input Capacitor
A $0.1 \mu \mathrm{~F}$ capacitor should be placed from IN to GND if there is more than 10 inches of wire between the input and the ac filter capacitor or if a battery is used as the input.

## Output Capacitor

An output capacitor is required between OUT and GND to prevent oscillation. Larger values improve the regulator's transient response. The output capacitor value may be increased without limit.
The output capacitor should have an ESR (effective series resistance) of about $5 \Omega$ or less and a resonant frequency above 500 kHz . Most tantalum or aluminum electrolytic capacitors are adequate; film types will work, but are more expensive. Since many aluminum electrolytics have electrolytes that freeze at about $-30^{\circ} \mathrm{C}$, solid tantalums are recommended for operation below $-25^{\circ} \mathrm{C}$.
At lower values of output current, less output capacitance is required for output stability. The capacitor can be reduced to $0.22 \mu \mathrm{~F}$ for current below 10 mA or $0.1 \mu \mathrm{~F}$ for currents below 1 mA .

## No-Load Stability

The MIC5208 will remain stable and in regulation with no load (other than the internal voltage divider) unlike many other voltage regulators. This is especially important in CMOS RAM keep-alive applications.

## Thermal Shutdown

Thermal shutdown is independent on both halves of the dual MIC5208, however, an overtemperature condition in one half may affect the other half because of proximity.

## Thermal Considerations

Multilayer boards having a ground plane, wide traces near the pads, and large supply bus lines provide better thermal conductivity.
The MIC5208-xxBMM (8-lead MSOP) has a thermal resistance of $200^{\circ} \mathrm{C} / \mathrm{W}$ when mounted on a FR4 board with minimum trace widths and no ground plane.

| PC Board <br> Dielectric | $\theta_{\mathrm{JA}}$ |
| :---: | :---: |
| FR4 | $200^{\circ} \mathrm{C}$ |

MSOP Thermal Characteristics
For additional heat sink characteristics, please refer to Micrel Application Hint 17, "Calculating P.C. Board Heat Sink Area For Surface Mount Packages".

## General Description

The MIC5230 is a family of efficient linear voltage regulators with a very low dropout voltage (typically 20 mV at light loads and 132 mV at 10 mA ), and an extremely low ground current ( $1 \mu \mathrm{~A}$ typical, across the full output current range).
Designed especially for hand-held battery powered devices, the MIC5230 offers better than 3\% initial accuracy. This regulator's ability to also sink current improves regulation under very light-load conditions.
The MIC5230 is offered in the tiny SOT-23-5 package with a 5.0 V fixed output voltage. Other voltages are available. Contact Micrel for details.

## Features

- Extremely low quiescent current
- Tiny SOT-23-5 surface mount package
- Wide selection of output voltages
- Guaranteed 10 mA output
- Low dropout voltage
- No output capacitor needed
- Insensitive to output capacitor ESR
- Tight load and line regulation
- Low temperature coefficient


## Applications

- Real time clocks
- SRAM backup
- Cellular telephones
- Laptop, notebook, and palmtop computers
- Battery-powered equipment
- Bar code scanners
- SMPS post-regulator/dc-to-dc modules
- High-efficiency linear power supplies


## Ordering Information

| Part Number | Marking | Voltage | Temperature Range | Package |
| :--- | :---: | :---: | :---: | :---: |
| MIC5230-5.0BM5 | LC50 | 5.0 V | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | SOT-23-5 |

Other voltages available. Contact Micrel for details.

## Typical Application



5V Linear Regulator Application

## Pin Configuration



MIC5230-5.0BM5

## Pin Description

| Pin Number | Pin Name | Pin Function |
| :---: | :---: | :--- |
| 1 | IN | Supply Input |
| 2 | GND | Ground |
| 3,4 | NC | Not internally connected. Connect to ground plane for lowest package <br> thermal resistance. |
| 5 | OUT | Regulated Output |

Absolute Maximum Ratings (Note 1)
Supply Voltage ( $\mathrm{V}_{\mathrm{IN}}$ ) -0.6 V to +18 V
Output Current (lout) $\qquad$ 0.5A peak $0.3 W$ @ $25^{\circ} \mathrm{C}$ Lead Temperature (soldering, 5 sec.) ....................... $260^{\circ} \mathrm{C}$
Storage Temperature ( $\mathrm{T}_{\mathrm{A}}$ ) $-60^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$

## Operating Ratings

Input Voltage $\left(\mathrm{V}_{\mathrm{IN}}\right)$......................................... 3.5 V to 16 V
Output Current (lout) ............................................... 40 mA
Ambient Temperature $\left(T_{A}\right)$.......................... $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ Junction Temperature $\left(\mathrm{T}_{\mathrm{J}}\right) \ldots . . . . . . . . . . . . . . . . . . . . ~-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ Thermal Resistance Note 6

## Electrical Characteristics

$\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\text {OUT }}+1 \mathrm{~V} ; \mathrm{I}_{\mathrm{L}}=1 \mathrm{~mA} ; \mathrm{C}_{\mathrm{L}}=1 \mu \mathrm{~F} ; \mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$, bold values indicate $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{J}} \leq+125^{\circ} \mathrm{C}$; unless noted.

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {OUT }}$ | Output Voltage | initial variation from nominal $\mathrm{V}_{\text {OUT }}$ | -3 |  | 3 | \% |
| $\Delta \mathrm{V}_{\text {OUT }} / \Delta \mathrm{T}$ | Output Voltage Temperature Coefficient | Note 2 |  | 800 | 1200 | ppm $/{ }^{\circ} \mathrm{C}$ |
| $\Delta \mathrm{V}_{\text {OUT }} / \mathrm{V}_{\text {OUT }}$ | Line Regulation | $\mathrm{V}_{\text {IN }}=6 \mathrm{~V}$ to 16 V |  | 0.2 | 0.25 | \% |
| $\Delta \mathrm{V}_{\text {OUT }} / \mathrm{V}_{\text {OUT }}$ | Load Regulation | $\mathrm{I}_{\mathrm{L}}=10 \mu \mathrm{~A}$ to 10 mA , Note 3 |  | 0.12 |  | \% |
|  |  | $\mathrm{I}_{\mathrm{L}}=10 \mu \mathrm{~A}$ sink to $10 \mu \mathrm{~A}$ source, Note 4 |  | 2.4 |  | \% |
| $\mathrm{V}_{\mathrm{DO}}$ | Dropout Voltage, Note 5 | $\mathrm{I}_{\mathrm{L}}=1 \mathrm{~mA}$ |  | 13 |  | mV |
|  |  | $\mathrm{I}_{\mathrm{L}}=10 \mathrm{~mA}$ |  | 132 |  | mV |
| $\mathrm{I}_{\mathrm{Q}}$ | Ground Pin Current | $\mathrm{V}_{\mathrm{IN}}=6 \mathrm{~V}, \mathrm{I}_{\mathrm{L}}=10 \mathrm{~mA}$ |  | 1 | 3 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{IN}}=16 \mathrm{~V}, \mathrm{~L}$ = $=10 \mathrm{~mA}$ |  | 1.1 | 4 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {SC }}$ | Short Circuit Current, Note 1 | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=6 \mathrm{~V}$ |  | 200 | 300 | mA |

General Note: Devices are ESD protected; however, handling precautions are recommended.
Note 1: Absolute maximum ratings indicate limits beyond which damage to the component may occur. Electrical specifications do not apply when operating the device outside of its rated operating conditions.

Note 2: Output voltage temperature coefficient is defined as the worst case voltage change divided by the total temperature range.
Note 3: Regulation is measured at constant junction temperature using low duty cycle pulse testing.
Note 4: Load regulation (sink to source) is the difference in output voltage when a $10 \mu \mathrm{~A}$ current reverses from sinking to sourcing. The MIC5230 will sink as well as source output current.
Note 5: Dropout voltage is defined as the input to output differential at which the output voltage drops $2 \%$ below its nominal value measured at 1 V differential.

Note 6: The maximum allowable power dissipation is a function of the maximum junction temperature, $\mathrm{T}_{\mathrm{J}(\max )}$, the junction-to-ambient thermal resistance, $\theta_{\mathrm{JA}}$, and the ambient temperature, $\mathrm{T}_{\mathrm{A}}$. The maximum allowable power dissipation at any ambient temperature is calculated using: $P_{D(\max )}=\left(T_{J(\max )}-T_{A}\right) / \theta_{J A}$. The $\theta_{J C}$ of the MIC5230 is $180^{\circ} \mathrm{C} / \mathrm{W}$. Mounted to a standard PC board, the $\theta_{\mathrm{JA}}$ is approximately $220^{\circ} \mathrm{C} / \mathrm{W}$.

## Typical Characteristics







## Applications Information

## Input Capacitor

A $0.1 \mu \mathrm{~F}$ (or larger) capacitor should be placed from the IN (supply input) to GND (ground) if there is more than 20 cm of wire between IN and the ac filter capacitor or if supplied from a battery.

## Output Capacitors

The MIC5230 does not require an output capacitor for stability. A $1 \mu \mathrm{~F}$ or larger capacitor is recommended between OUT (output) and GND to improve the regulator's transient response. $0.1 \mu \mathrm{~F}$ can be used to reduce overshoot recovery time at the expense of overshoot amplitude. The ESR (effective series resistance) of this capacitor has no effect on regulator stability, but low-ESR capacitors improve high frequency transient response. The value of this capacitor may be increased without limit, but values larger than $10 \mu \mathrm{~F}$ tend to increase the settling time after a step change in input voltage or output current.
The MIC5230 has no minimum load current; it will remain stable and in regulation with no load (other than the internal voltage divider). This is especially important in real-time clock and CMOS RAM keep-alive applications.

## Safe Operating Conditions

MIC5230 output current is not internally limited. Under shortcircuit conditions, output current is proportional to input voltage and the resulting power dissipation may cause excessive junction temperatures. The typical short circuit current with an input voltage of 6 V is 200 mA , or a power dissipation of 1.2 W . Since overtemperature shutdown is not provided, power dissipation must be limited to prevent the junction temperature from exceeding $+125^{\circ} \mathrm{C}$.

## Microcurrent Converter

The MIC5230 can be used to regulate the output of an MIC2660 charge pump to create a 3 V to 5 V converter. See Figure 1. This converter is suitable for where 5 V at 5 mA or less is needed within a circuit otherwise powered from a 3 V supply.


Figure 1. 3 V to $5 \mathrm{~V} / 5 \mathrm{~mA}$ Converter


# Application Note 9 

## Design Considerations for 5V to 3.3V

Pass Regulators

## By Bob Wolbert

## General Description

The rise of 3.3 V logic and memory components in personal computer systems has created demand for 3.3 V power supplies. Several options exist for the computer system designer. One of these options is to provide both 3.3 V and 5.0 V from the main system power supply and use a switch matrix for voltage selection (see Application Hint 15 for representative circuitry). Two drawbacks to this technique exist: (1) the extra 3.3 V output costs money; and (2), at current levels above about 1A, the MOSFETs used in the 3.3 V portion of the matrix require exceptionally low ON resistance to maintain output tolerance and are quite expensive. Another option uses the existing high current 5 V supply and employs a low drop-out (LDO) linear regulator to provide 3.3 V . This is a low cost option, requiring only short design work and little motherboard space. Linear regulators provide clean, accurate output and do not radiate RFI, so government certification is not jeopardized. They are fast starting, and may provide ON/OFF control and an error flag that indicates power system trouble. At low current levels, thermal considerations are not difficult; however, at currents of 3.5 to 5 amperes, the resulting heat may be troublesome. This note discusses the LDO option, including choosing between simple three terminal regulators and full-featured five terminal regulators, and provides formulas, calculations, and a selection of commercial heat sinks for powering 3.3 V logic circuitry requiring up to 5 amps from a standard +5 V supply. Additionally, a "trick" for reducing heat sink requirements by distributing power dissipation with a series resistor is discussed.

## Why Choose Five Terminal Regulators?

What do the extra pins of the five pin linear regulators provide? After all, three terminal regulators give Input, Output, and Ground; what else is necessary? Five terminal devices allow the system designer to monitor power quality to the load and digitally switch the supply ON and OFF. Power quality is monitored by a flag output. When the output voltage is within a few percent of its desired value, the flag is high, indicating "Good". If the output drops, because of either low input voltage to the regulator or an over-current condition, the flag drops to signal a fault condition. A controller can monitor this output and make decisions regarding the system's readiness. For example, at initial power-up, the flag will instantaneously read high (if pulled up to an external supply), but as soon as the input supply to the regulator reaches about 2 V , the flag pulls low. It stays low until the regulator output nears its desired value. With the MIC29150 family of low drop-out linear regulators, the flag rises when the output voltage reaches about $97 \%$ of the desired value. In a 3.3 V system, the flag indicates "power good" with $\mathrm{V}_{\text {OUT }}=3.2 \mathrm{~V}$.
Digital power control allows "sleep" mode operation and results in better energy efficiency. The ENABLE input of the

MIC29150 family is TTL and 5V or 3.3V CMOS compatible. When this input is pulled above approximately 1.4 V , the regulator is activated. A special feature of this regulator family is zero power consumption when inactive. Whenever the digital control input is low, all internal circuitry is biased OFF. (A tiny leakage current, measured in nanoamperes, may flow).
Three terminal regulators are used whenever ON/OFF control is not necessary and processing power is not available to use the flag output information. Three terminal regulators need only a single output filter capacitor so design effort is minimal.
Five terminal regulators provide all the functionality of three pin devices PLUS allow power supply quality monitoring and ON/OFF switching for "sleep" mode applications.

## Thermal Design Considerations

Micrel low drop-out (LDO) regulators are very easy to use. Only one external filter capacitor is necessary for operation so electrical design effort is minimal. In many cases, thermal design is also quite simple, due to the low drop-out characteristic of Micrel's LDOs. Unlike other linear regulators, Micrel's LDOs operate with drop-out voltages of 300 mV -often less. The resulting Voltage $x$ Current power loss can be quite small with low to moderate output current. At higher currents, however, selecting the correct heat sink is an important chore. Power dissipation in a linear regulator is:

$$
P_{D}=\left[\left(V_{\text {IN }}-V_{\text {OUT }}\right) I_{\text {OUT }}\right]+\left(V_{\text {IN }} \cdot I_{\text {GND }}\right)
$$

Where: $P_{D}=$ Power dissipation
$\mathrm{V}_{\mathrm{IN}}=$ Input voltage applied to the regulator
$\mathrm{V}_{\text {OUT }}=$ Regulator output voltage
$\mathrm{I}_{\text {OUT }}=$ Regulator output current
$\mathrm{I}_{\mathrm{GND}}=$ Regulator biasing currents

Proper design dictates use of worst case values for all parameters. Worst case $\mathrm{V}_{\text {IN }}$ is high supply; in this case, 5 V $+5 \%$, or 5.25 V . Worst case $\mathrm{V}_{\text {OUT }}$ for thermal considerations is minimum, or $3.3 \mathrm{~V}-2 \%=3.234 \mathrm{~V} .{ }^{1} \mathrm{I}_{\text {OUT }}$ is taken at its highest steady-state value. The ground current value comes from the device's datasheet, from the graph of $\mathrm{I}_{\mathrm{GND}} \mathrm{vs}$. I OUT. Armed with this information, we calculate the thermal resistance ( $\theta_{\mathrm{SA}}$ ) required of the heat sink using the following formula:

$$
\theta_{S A}=\frac{T_{J}-T_{A}}{P_{D}}-\left(\theta_{J C}+\theta_{C S}\right)
$$

Assuming a Micrel LDO with a maximum die temperature of $125^{\circ} \mathrm{C}$ in a TO-220 package with a $\theta_{\mathrm{JC}}$ of $2^{\circ} \mathrm{C} / \mathrm{W}$ and a mounting resistance $\left(\theta_{\mathrm{CS}}\right)$ of $1^{\circ} \mathrm{C} / \mathrm{W}^{2}$, operating at an ambient temperature of $50^{\circ} \mathrm{C}$, we get

$$
\theta_{\mathrm{SA}}=\frac{125-50^{\circ} \mathrm{C}}{10.5 \mathrm{~W}}-\left(2+1^{\circ} \mathrm{C} / \mathrm{W}\right)=4.1^{\circ} \mathrm{C} / \mathrm{W}
$$

Performing similar calculations for $1.25 \mathrm{~A}, 1.5 \mathrm{~A}, 2.0 \mathrm{~A}, 2.5 \mathrm{~A}$, 3.0A, 4.0A, and 5.0A gives the results shown in Table 1.

| Regulator | $\mathbf{I}_{\text {OUT }}$ | $\mathbf{P}_{\mathbf{D}}(\mathbf{W})$ | $\theta_{\mathbf{S A}}\left({ }^{\circ} \mathbf{C} / \mathbf{W}\right)$ |
| :---: | :---: | :---: | :---: |
| MIC29150 | 1.25 A | 2.6 | 25 |
| MIC29150 | 1.5 A | 3.2 | 21 |
| MIC29300 | 2.0 A | 4.2 | 15 |
| MIC29300 | 2.5 A | 5.2 | 11 |
| MIC29300 | 3.0 A | 6.3 | 8.8 |
| MIC29500 | 4.0 A | 8.4 | 5.9 |
| MIC29500 | 5.0 A | 10.5 | 4.1 |

## Table 1. Micrel LDO power dissipation and heat sink requirements for various 3.3 V current levels.

Table 2 shows the effect maximum ambient temperature has on heat sink thermal properties. Lower thermal resistances require physically larger heat sinks. The table clearly shows cooler running systems need smaller heat sinks, as common sense suggests.

## Heat Sink Selection

With this information we may specify a heat sink. The worst case is still air (natural convection). The heat sink should be mounted so that at least 0.25 inches (about 6 mm ) of separation exists between the sides and top of the sink and other components or the system case. Thermal properties are maximized when the heat sink is mounted so that natural vertical motion of warm air is directed along the long axis of the sink fins.


Figure 2. Using a Micrel LDO is very simple. Only an output filter capacitor is necessary. Here, 3.3 V at 5 A is produced from a nominal 5 V input.

If we are fortunate enough to have some forced airflow, reductions in heat sink cost and space are possible by characterizing air speed-even a slow airstream significantly assists cooling. As with natural convection, a small gap allowing the airstream to pass is necessary. Fins should be located to maximize airflow along them. Orientation with respect to vertical is not important, as the airflow dominates.

| Output | Ambient Temperature |  |  |
| :--- | :---: | :---: | :---: |
|  | $40^{\circ} \mathrm{C}$ | $50^{\circ} \mathrm{C}$ | $60^{\circ} \mathrm{C}$ |
| $\mathbf{1 . 5 A}$ | $24^{\circ} \mathrm{C} / \mathrm{W}$ | $21^{\circ} \mathrm{C} / \mathrm{W}$ | $17^{\circ} \mathrm{C} / \mathrm{W}$ |
| 5 A | $5.1^{\circ} \mathrm{C} / \mathrm{W}$ | $4.1^{\circ} \mathrm{C} / \mathrm{W}$ | $3.2^{\circ} \mathrm{C} / \mathrm{W}$ |

## Table 2. Ambient temperature affects heat sink

 requirementsAs an example, we will select heat sinks for 1.5 A and 5 A outputs. We consider four airflow cases: natural convection, 200 feet $/ \mathrm{minute}(1 \mathrm{~m} / \mathrm{sec})$, 300 feet $/ \mathrm{minute}(1.5 \mathrm{~m} / \mathrm{sec})$, and 400 feet/minute ( $2 \mathrm{~m} / \mathrm{sec}$ ). Table 3 shows heat sinks for these air velocities; note the rapid reduction in size and weight (fin thickness) when forced air is available. Consulting manufacturer's charts, ${ }^{3,4}$ we see a variety of sinks are made that are suitable for our application. At 5A (10.5W worst case package dissipation) and natural convection, sinks are sizable, but at 1.5 A (3.2W worst case package dissipation) and 400 feet/minute airflow, modest heat sinks are adequate.
The heat sink required for 5 A applications in still air is massive and expensive. There is a better way to manage heat problems: we take advantage of the very low drop out voltage characteristic of Micrel's Super Beta PNPTM regulators and dissipate some power externally in a series resistance. ${ }^{5}$ By distributing the voltage drop between this low cost resistor and the regulator, we distribute the heating, and reduce the size of the regulator heat sink. Knowing the worst case voltages in the system and the peak current requirements, we select a resistor that drops a portion of the excess voltage without sacrificing performance. The maximum value of the resistor is calculated from:

$$
\mathrm{R}_{\mathrm{MAX}}=\frac{\mathrm{V}_{\mathrm{IN} \mathrm{MIN}}-\left(\mathrm{V}_{\text {OUT MAX }}+\mathrm{V}_{\mathrm{DO}}\right)}{\mathrm{I}_{\mathrm{OUT} \text { PEAK }}+\mathrm{I}_{\mathrm{GND}}}
$$

Where: $\mathrm{V}_{\mathrm{IN} \mathrm{MIN}}$ is low supply ( $5 \mathrm{~V}-5 \%=4.75 \mathrm{~V}$ )
$V_{\text {OUT MAX }}$ is the maximum output voltage across the full temperature range $(3.3 V+2 \%=3.366 \mathrm{~V})$
$\mathrm{V}_{\mathrm{DO}}$ is the worst case dropout voltage across the full temperature range $(600 \mathrm{mV})$
$I_{\text {OUT PEAK }}$ is the maximum 3.3V load current
$\mathrm{I}_{\mathrm{GND}}$ is the regulator ground current.

For our 5A output example:

$$
\mathrm{R}_{\mathrm{MAX}}=\frac{4.75-(3.366+0.6) \mathrm{V}}{5+0.08 \mathrm{~A}}=\frac{0.784 \mathrm{~V}}{5.08 \mathrm{~A}}=0.154 \Omega
$$

The power drop across this resistor is

$$
P_{\text {DRES }}=\left(I_{\text {OUT PEAK }}+I_{G N D}\right)^{2} \cdot R
$$

or 4.0 W . This subtracts directly from the 10.5 W of regulator power dissipation that occurs without the resistor, reducing regulator heat generation to 6.5 W .

$$
P_{D(\text { Regulator })}=P_{D(R=0 \Omega)}-P_{D \text { RES }}
$$

Considering 5\% resistor tolerances and standard values leads us to a $0.15 \Omega \pm 5 \%$ resistor. This produces a nominal power savings of 3.9 W . With worst-case tolerances, the regulator power dissipation drops to 6.8 W maximum. This heat drop reduces our heat sinking requirements for the MIC29500 significantly. We can use a smaller heat sink with a larger thermal resistance. Now,

| Output Current |  |  |
| :---: | :---: | :---: |
| Airflow | 1.5A | 5A |
| 400 ft ./min. ( $2 \mathrm{~m} / \mathrm{sec}$ ) | Thermalloy 6049PB | Thermalloy 6232 Thermalloy 6034 Thermalloy 6391B |
| $300 \mathrm{ft} / \mathrm{min}$. ( $1.5 \mathrm{~m} / \mathrm{sec}$ ) |  | AAVID 504222B AAVID 563202B AAVID 593202B AAVID 534302B Thermalloy 7021B Thermalloy 6032 Thermalloy 6234B |
| 200 ft //min. ( $1 \mathrm{~m} / \mathrm{sec}$ ) | AAVID 577002 Thermalloy 6043PB Thermalloy 6045B | AAVID 508122 <br> AAVID 552022 <br> AAVID 533302 <br> Thermalloy 7025B <br> Thermalloy 7024B <br> Thermalloy 7022B <br> Thermalloy 6101B |
| Natural Convection (no forced airflow) | AAVID 576000 AAVID 574802 592502 579302 Thermalloy 6238 B Thermalloy 6038 Thermalloy 7038 | AAVID 533602B (vertical AAVID 519922B (horizontal AAVID 532802B (vertical Thermalloy 6299B (vertical Thermalloy 7023 (horizontal |

Table 3. Commercial heat sinks for 1.5A and 5.0A applications

| Airflow | Heat Sink Model |
| :---: | :---: |
| $\mathbf{4 0 0} \mathbf{f t . / m i n . ~ ( 2 m / s e c ) ~}$ | AAVID 530700 <br> AAVID 574802 <br> Thermalloy 6110 <br> Thermalloy 7137, 7140 <br> Thermalloy 7128 |
| $\mathbf{3 0 0} \mathbf{f t . / m i n . ~ ( 1 . 5 m / s e c ) ~}$ | AAVID 57302 |
|  | AAVID 530600 |
|  | AAVID 577202 |
|  | AAVID 576802 |
|  | Thermalloy 6025 |
|  | Thermalloy 6109 |
|  | Thermalloy 6022 |
| $\mathbf{2 0 0} \mathbf{f t . / m i n . ~ ( \mathbf { 1 m } / \mathbf { s e c } )}$ | AAVID 575102 |
|  | AAVID 574902 |
|  | AAVID 523002 |
|  | AAVID 504102 |
|  | Thermalloy 6225 |
|  | Thermalloy 6070 |
|  | Thermalloy 6030 |
|  | Thermalloy 6230 |
|  | Thermalloy 6021, 6221 |
|  | Thermalloy 7136, 7138 |

a heat sink with $8.3^{\circ} \mathrm{C} / \mathrm{W}$ thermal characteristics is suitablenearly a factor of 2 better than without the resistor. Table 4 lists representative heat sinks meeting these conditions.
For the 1.5A output application using the MIC29150, we calculate a maximum $R$ of $0.512 \Omega$. Using $R=0.51 \Omega$, savings of at least 1.1 W are achieved, dropping power dissipation to only 2.0 W -a heat sink probably is not required. This circuit is shown in Figure 4.
Another option exists for designers of lower current systems. The MIC29150 and MIC29300 regulators are available in the surface mount derivative of the TO-220 package, the TO263 , which is soldered directly to the PC board. No separate heat sink is necessary, as copper area on the board acts as the heat exchanger. For further information, refer to Micrel's Application Hint 17, "P.C. Board Heat Sinking".

Table 4. Representative commercial heat sinks for the 5.0A output example using a series dropping resistor. Assumptions: $\mathrm{T}_{\mathrm{A}}=50^{\circ} \mathrm{C}, \mathrm{R}=0.15 \Omega \pm 5 \%, \mathrm{I}_{\mathrm{OUT} \text { MAX }}=5.0 \mathrm{~A}$, $\theta_{\mathrm{JC}}=2^{\circ} \mathrm{C} / \mathrm{W}, \theta_{\mathrm{CS}}=1^{\circ} \mathrm{C} / \mathrm{W}$, resulting in a required $\theta_{S A}=8.0^{\circ} \mathrm{C} / \mathrm{W}$.


Figure 3. Producing 3.3 V at 5 A with minimal heat sink requirements. $\mathrm{A} 0.15 \Omega$ resistor dissipates excess power, reducing regulator heat generation. The resistor needs no heat sink.


Figure 4. The MIC29151-3.3 produces 1.5A at 3.3V. No heat sink is necessary in most situations when the external power sharing resistor is employed.

## Notes

NOTE 1: The MIC29150, MIC29300, MIC29500, and MIC29750 LDO regulator family feature trimmed outputs guaranteed to $\pm 1 \%$ under standard conditions. Across the full temperature range, with load and input voltage variations, the device output voltage varies less than $2 \%$ worst case.
NOTE 2: The mounting tab of the MIC29150 family regulators is grounded. The estimated value of $\theta_{\mathrm{CS}}$ assumes no electrical insulation between mounting tab and heat sink.
NOTE 3: AAVID Engineering, Inc., One Kool Path, Laconia, NH 03247. (603) 528-3400.
NOTE 4: Thermalloy Inc., P.O. Box 810839, Dallas, TX 75381. (214) 243-4321.
NOTE 5: Super ßeta PNPтм is a registered trademark of Micrel, Inc.


# Application Note 16 

## Improving Adjustable Regulator Accuracy

by Bob Wolbert

## Introduction

Micrel LDO Regulators are high accuracy devices with output voltages factory-trimmed to much better than $1 \%$ accuracy. Across the operating temperature, input voltage, and load current ranges, their worst-case accuracies are still better than $\pm 2 \%$. For adjustable regulators, the output also depends upon the accuracy of two programming resistors. Common systems, such as high performance, low-voltage microprocessors, require supply voltage accuracies better than $\pm 2.5 \%$-including noise and transients. While noise is generally not a major contributor to output inaccuracy, load transients caused by high-speed microprocessors are significant, even when using fast transient-response LDO regulators and high-quality filter capacitors.
This note will demonstrate that the most cost-effective way to achieve better than $\pm 2.5 \%$ accuracy is by employing a precision reference in the feedback loop. While the MIC29512 is the "featured" regulator, the same techniques are directly applicable for the MIC29152/3, MIC29302/3, MIC29312, MIC29502/3, MIC29712, and MIC29752. Other Micrel adjustable regulators achieve similar performance enhancement.
"Adjustable Regulator Sensitivity" describes the accuracy of the standard adjustable regulator with the usual resistor feedback configuration. "Improving Accuracy" describes how the output performance may be improved using the Micrel LM4041-ADJ voltage reference.


Figure 1. Basic Adjustable Regulator Circuit.

## Adjustable Regulator Sensitivity

Achieving a worst-case error of $\pm 2.5 \%$, including all D/C and $\mathrm{A} / \mathrm{C}$ error terms, is possible by increasing the basic accuracy of the regulator itself, but this is expensive since high current regulators have significant self-heating. Its internal reference must maintain accuracy across a wide temperature range. Testing for this level of performance is time consuming and raises the cost of the regulator, which is unacceptable for extremely price-sensitive marketplaces.


Figure 2.

Adjustable regulators use the ratio of two resistors to multiply the reference voltage as required to produce the desired output voltage (see Figure 1). The formula for output voltage from two resistors is presented as Equation 1.

$$
\begin{equation*}
V_{\text {OUT }}=V_{\text {REF }}\left(1+\frac{R 1}{R 2}\right) \tag{1}
\end{equation*}
$$

The basic MIC29512 has a production-trimmed reference $\left(\mathrm{V}_{\text {REF }}\right)$ with better than $\pm 1 \%$ accuracy at a fixed temperature of $25^{\circ} \mathrm{C}$. It is guaranteed better than $\pm 2 \%$ over the full operating temperature range, input voltage variations, and load current changes. Since practical circuits experience large temperature swings we should use the $\pm 2 \%$ specification as our theoretical worst-case. This value assumes no error contribution from the programming resistors.
Referring to Figure 1 and Equation 1, we see that resistor tolerance (tol) must be added to the reference tolerance to determine the total regulator inaccuracy. A sensitivity analysis of this equation shows that the error contribution of the adjust resistors is:
(2)

$$
\underset{\text { Contribution }}{\text { Error }} \%=\left(\frac{2 \times \text { tol } \%}{1-\left(\frac{\text { tol } \%}{100}\right)}\right) \times\left(1-\frac{\mathrm{V}_{\mathrm{REF}}}{\mathrm{~V}_{\mathrm{OUT}}}\right)
$$

Since the output voltage is proportional to the product of the reference voltage and the ratio of the programming resistors, at high output voltage, the error contribution of the programming resistors is the sum of each resistor's tolerance. Two standard $\pm 1 \%$ resistors contribute as much as $2 \%$ to output voltage error. At lower voltages, the error is less significant. Figure 2 shows the effects of resistor tolerance on regulator accuracy from the minimum output voltage ( $\mathrm{V}_{\text {REF }}$ ) to 12 V . At the minimum $\mathrm{V}_{\text {OUT }}$, theoretical resistor tolerance has no effect on output accuracy. Resistor error increases proportionally with output voltage: at an output of 2.5 V , the sensitivity factor is 0.5 ; at 5 V it is about 0.75 ; and at 12 V it is over 0.9 . This means that with 5 V of output, the error contribution of $1 \%$ resistors is 0.75 times the sum of the tolerances, or $0.75 \times 2 \%$ $=1.5 \%$. As expected, more precise resistors offer more accurate performance.
The output voltage error of the entire regulator system is the sum of reference tolerance and the resistor error contribution. Figure 3 shows this worst-case tolerance for the MIC29512 as the output voltage varies from minimum to 12 V using $\pm 1 \%$, $\pm 0.5 \%, \pm 0.25 \%$, and $\pm 0.1 \%$ resistors. The more expensive, tighter accuracy resistors provide improved tolerance, but it is still limited by the adjustable regulator's $\pm 2 \%$ internal reference.
A better method is possible: increase the overall accuracy of the regulator by employing a precision reference in the feedback loop.


Figure 3.

## Improving Accuracy

Some systems require better than $\pm 2 \%$ accuracy. This high degree of accuracy is possible using Micrel's LM4041 voltage reference instead of one of the programming resistors (refer to Figure 4). The regulator output voltage is the sum of the internal reference and the LM4041's programmed voltage (Equation 3).
(3) $\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {REF Regulator }}+\mathrm{V}_{\text {LM404 }}=1.240+\mathrm{V}_{\text {LM4041 }}$

The benefit of this circuit is the increased accuracy possible by eliminating the multiplicative effect of the MIC29512's internal reference. In normal configurations, the reference


Figure 4. Improved Accuracy Composite Regulator Circuit
error is multiplied up by the resistor ratio, keeping the error percentage constant. With this circuit, the error voltage is within 25 mV , absolute. Another benefit of this arrangement is that the LM4041 is not a dissipative device: there is only a small internal temperature rise to degrade accuracy. Additionally, both references are operating in their low-sensitivity range so we get less error contribution from the resistors. A drawback of this configuration is that the minimum output voltage is now the sum of both references, or about 2.5 V . The adjustable LM4041 is available in accuracies of $\pm 0.5 \%$ and $\pm 1 \%$, which allows better overall system output voltage accuracy.

Equation 4 presents the formula for the LM4041-ADJ output voltage. Note the output voltage has a slight effect on the reference. Refer to the LM4040 data sheet for full details regarding this second-order coefficient.

$$
\begin{equation*}
\mathrm{V}_{\mathrm{LM} 4041}=\left(\mathrm{V}_{\text {OUT }} \times \frac{\Delta \mathrm{V}_{\text {REF }}}{\Delta \mathrm{V}_{\text {OUT }}}+1.233\right) \times\left(\frac{\mathrm{R} 1 \mathrm{~b}}{\mathrm{R} 1 \mathrm{a}}+1\right) \tag{4}
\end{equation*}
$$

Actually, the voltage drop across R1b is slightly higher than that calculated from Equation 4. Approximately 60nA of current flows out of the LM4041 FB terminal. With large values of R1b, this current creates millivolts of higher output voltage; for best accuracy, compensate R1b by reducing its size accordingly. This error is +1 mV with $\mathrm{R} 1 \mathrm{~b}=16.5 \mathrm{k} \Omega$.
Equation 5 shows the nominal output voltage for the composite regulator of Figure 4.

$$
\begin{equation*}
V_{\text {OUT }}=\frac{1.233\left(\frac{R 1 \mathrm{~b}}{\mathrm{R} 1 \mathrm{a}}+1\right)}{1.013+\left(\frac{0.0013 \mathrm{R} 1 \mathrm{~b}}{\mathrm{R} 1 \mathrm{a}}\right)}+(60 \mathrm{nA} \times \mathrm{R} 1 \mathrm{~b})+1.40 \mathrm{~V} \tag{5}
\end{equation*}
$$

Note that the tolerance of R2 has no effect on output voltage accuracy. It sets the diode reverse (operating) current and also allows the divider current from R1a and R1b to pass. With $R 2=1.2 \mathrm{k} \Omega, 1 \mathrm{~mA}$ of bias flows. If $R 2$ is too small (less than about $105 \Omega$, the maximum reverse current of the LM4041ADJ is exceeded. If it is too large with respect to R1a and R1b then the circuit will not regulate. The recommended range for $R 2$ is from $121 \Omega$ to ${ }^{R 1 a} /{ }_{10}$.

With this circuit we achieve much improved accuracies. Our error terms are:

| 25 mV | (constant) from the MIC29512 |
| :---: | :--- |
| $0.5 \%$ | from the LM4041C |
| +0 to $2 \%$ | from R1a and R1b |
| $\mathbf{0 . 5 \% + 2 5 m V}$ <br> $\mathbf{2 . 5 \% + 2 5 m V}$ | Total Error budget |

0.5\%
+0 to $2 \%$
$0.5 \%+25 \mathrm{mV}$ to
$2.5 \%+25 \mathrm{mV}$

Composite Regulator Output Voltage vs. R1b


Figure 5.
Figure 6 shows the resistor error contribution to the LM4041C reference output voltage tolerance. Figure 7 shows the worstcase output voltage error of the composite regulator circuit using various resistor tolerances and a $0.5 \%$ LM4041C reference is employed. The top four traces reflect use of $1 \%$, $0.5 \%, 0.25 \%$, and $0.1 \%$ resistors. Table 1 lists the production accuracy obtained with the low-cost LM4041C and standard $1 \%$ resistors as well as the improvement possible with $0.1 \%$ resistors.


Figure 6.

What does the extra complexity of the composite regulator circuit of Figure 4 buy us in terms of extra accuracy? With precision components, we may achieve tolerances better than $\pm 1 \%$ with the composite regulator, as compared to a theoretical best case of worse than $2 \%$ with the standard regulator and resistor configuration. Figure 8 and Table 2 show the accuracy difference between the circuits as the output voltage changes. The accuracy difference is the


Figure 7.
tolerance of the two-resistor circuit minus the tolerance of the composite circuit. Both tolerances are the calculated worstcase value, using $1 \%$ resistors. This figure shows the composite circuit is always at least $1 \%$ better than the standard configuration. Both the figure and the table assume standard $\pm 1 \%$ resistors and the LM4041C-ADJ ( $0.5 \%$ ) reference.

| $\mathbf{V}_{\text {OUT }}$ | 1\% Resistors | $\mathbf{0 . 1 \%}$ Resistors |
| :---: | :---: | :---: |
| 2.50 V | $\pm 1.54 \%$ | $\pm 1.50 \%$ |
| 2.90 V | $\pm 1.88 \%$ | $\pm 1.41 \%$ |
| 3.00 V | $\pm 1.94 \%$ | $\pm 1.39 \%$ |
| 3.30 V | $\pm 2.07 \%$ | $\pm 1.34 \%$ |
| 3.45 V | $\pm 2.12 \%$ | $\pm 1.31 \%$ |
| 3.525 V | $\pm 2.14 \%$ | $\pm 1.30 \%$ |
| 3.60 V | $\pm 2.16 \%$ | $\pm 1.29 \%$ |
| 5.00 V | $\pm 2.36 \%$ | $\pm 1.13 \%$ |
| 6.00 V | $\pm 2.41 \%$ | $\pm 1.07 \%$ |
| 8.00 V | $\pm 2.46 \%$ | $\pm 0.98 \%$ |
| 10.00 V | $\pm 2.49 \%$ | $\pm 0.92 \%$ |
| 11.00 V | $\pm 2.49 \%$ | $\pm 0.90 \%$ |

Table 1. Worst-case output voltage error for typical operating voltages

## Conclusion

Adjustable regulator applications requiring high-accuracy output voltages may be satisfied by replacing the normal resistive divider circuit with a precision reference. The resulting high accuracy is achieved by a combination of reduced reference tolerances and lower sensitivity to resistor tolerances. The accuracy improvement afforded by the reference circuit is greater than $1 \%$ and absolute accuracy of less than $\pm 1 \%$ is attainable.


Figure 8.

| $\mathbf{V}_{\text {OUT }}$ | Composite <br> Circuit | Standard <br> Circuit |
| :--- | :---: | :---: |
| 2.50 V | $\pm 1.6 \%$ | $\pm 3.0 \%$ |
| 3.00 V | $\pm 1.9 \%$ | $\pm 3.2 \%$ |
| 3.30 V | $\pm 2.1 \%$ | $\pm 3.3 \%$ |
| 3.50 V | $\pm 2.1 \%$ | $\pm 3.2 \%$ |
| 5.00 V | $\pm 2.4 \%$ | $\pm 3.5 \%$ |
| 6.00 V | $\pm 2.4 \%$ | $\pm 3.6 \%$ |
| 8.00 V | $\pm 2.5 \%$ | $\pm 3.7 \%$ |
| 10.00 V | $\pm 2.5 \%$ | $\pm 3.8 \%$ |
| 11.00 V | $\pm 2.5 \%$ | $\pm 3.8 \%$ |

Table 2. Comparing the worst-case output voltage error for the two topologies with typical output voltages.

## by Bob Wolbert

## General Description

The MIC2951 brings the benefits of linear regulation to surface mountable packaging. High accuracy, high efficiency, very low ripple, and excellent protective features are combined into a useful device for laptop/notebook computers, communications equipment, and battery operated in-


MIC2951 Configured as a selectable 3.3 V or 5.0 V output regulator.
Pin Configuration


## Package Dimensions



## Features

- High accuracy +5 V or adjustable output voltage
- Extremely small size; up to 150 mA output current
- Low dropout voltage and quiescent curent
- Thermal and over-current protection
- Error flag warns of output dropout
- Logic-controlled electronic shutdown


## MIC Versus LP Benefits

- Lower dropout voltage
- 150 mA output current vs. 100 mA
- One-sixth the ground current
- Reverse battery protection for load
- Survives automotive "Load Dump" transient (60V)


## Ordering Information

| Part Number | Temperature Range | Package | Accuracy |
| :--- | :---: | :--- | :---: |
| LP2951-02BM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8 -Pin SOIC | $0.5 \%$ |
| LP2951-03BM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8 -Pin SOIC | $1.0 \%$ |
| MIC2951-02BM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8 -Pin SOIC | $0.5 \%$ |
| MIC2951-03BM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8 -Pin SOIC | $1.0 \%$ |

## Thermal Considerations

## Part I. Layout

The MIC2951-02/03BM (8-pin surface mount package) has the following thermal characteristics when mounted on a single layer copper-clad printed circuit board.

| PC Board <br> Dielectric | $\theta_{\mathrm{JA}}$ |
| :---: | :---: |
| FR4 | $160^{\circ} \mathrm{C} / \mathrm{W}$ |
| Ceramic | $120^{\circ} \mathrm{C} / \mathrm{W}$ |

Multi-layer boards having a ground plane, wide traces near the pads, and large supply bus lines provide better thermal conductivity.
The "worst case" value of $160^{\circ} \mathrm{C} / \mathrm{W}$ assumes no ground plane, minimum trace widths, and a FR4 material board.


Minimum recommended board pad size

Part II. Nominal Power Dissipation and Die Temperature
The MIC2951-02/-03BM at a $25^{\circ} \mathrm{C}$ ambient temperature will operate reliably at up to 625 mW power dissipation when mounted in the "worst case" manner described above. At an ambient temperature of $55^{\circ} \mathrm{C}$, the device may safely dissipate 440 mW . These power levels are equivalent to a die temperature of $125^{\circ} \mathrm{C}$, the recommended maximum temperature for non-military grade silicon integrated circuits.

## Typical Applications

MIC2951-02/-03BM common voltage applications. Calculations assume 100 mA of output current, $25^{\circ} \mathrm{C}$ ambient temperature, $100 \%$ duty cycle, and $160^{\circ} \mathrm{C} / \mathrm{W}$ mounting. The Shutdown Input may be left floating if it is not used.


MIC2951 +3.0V Regulator

(Note: no external resistors are necessary)
MIC2951 +5.0V Regulator


MIC2951 +15.0V


MIC2951 +2.85V Regulator


MIC2951 +3.3V Regulator


MIC2951 +28.0V Regulator


## Application Hint 17

## Designing P.C. Board Heat Sinks

## By Bob Wolbert

## General Description

System designers increasingly face the restriction of using all surface-mounted components in their new designs; even including the power components. Through-hole components can dissipate excess heat with clip-on or bolt-on heat sinks keeping things cool. Surface mounted components do not have this flexibility and rely on the conductive traces or pads on the printed circuit board for heat transfer. This hint addresses the question "How much PC board pad area does my design require?"
We will determine if a Micrel surface mount low dropout linear regulator may operate using only a PC board pad as its heat sink. We start with the circuit requirements.

## System Requirements:

$$
\begin{aligned}
& \mathrm{V}_{\text {OUT }}=5.0 \mathrm{~V} \\
& \mathrm{~V}_{\text {IN (MAX) }}=9.0 \mathrm{~V} \\
& \mathrm{~V}_{\text {IN (MIN })}=5.6 \mathrm{~V} \\
& \mathrm{I}_{\text {OUT }}=700 \mathrm{~mA} \\
& \text { Duty cycle }=100 \% \\
& \mathrm{~T}_{\text {A }}=50^{\circ} \mathrm{C}
\end{aligned}
$$



Figure 1. Graph to determine PC board area for a given thermal resistance. See text for discussion of the two curves.

This leads us to choose the 750 mA MIC2937A-5.0BU voltage regulator, which has these characteristics:

$$
\begin{aligned}
& V_{\text {OUT }}=5 \mathrm{~V} \pm 2 \% \text { (worst case over temperature) } \\
& T_{\text {JMAX }}=125^{\circ} \mathrm{C} \\
& \theta_{\text {JC }} \text { of the TO- } 263=3^{\circ} \mathrm{C} / \mathrm{W} \\
& \theta_{\text {CS }} \approx 0^{\circ} \mathrm{C} / \mathrm{W} \text { (soldered directly to board) }
\end{aligned}
$$

## Preliminary Calculations

$\mathrm{V}_{\text {OUT (MIN) }}=5 \mathrm{~V}-2 \%=4.9 \mathrm{~V}$

$$
P_{\mathrm{D}}=\left(\mathrm{V}_{\text {IN (MAX) }}-\mathrm{V}_{\text {OUT (MIN) }}\right) \times \mathrm{I}_{\text {OUT }}+\left(\mathrm{V}_{\text {IN (MAX) }} \times \mathrm{I}_{\mathrm{GND}}\right)
$$

$$
=[9 \mathrm{~V}-4.9 \mathrm{~V}] \times 700 \mathrm{~mA}+(9 \mathrm{~V} \times 15 \mathrm{~mA})=3 \mathrm{~W}
$$

Maximum temperature rise, $\Delta T=T_{J(M A X)}-T_{A}$

$$
=125^{\circ} \mathrm{C}-50^{\circ} \mathrm{C}=75^{\circ} \mathrm{C}
$$

Thermal resistance requirement, $\theta_{\mathrm{JA}}$ (worst case):

$$
\frac{\Delta \mathrm{T}}{\mathrm{P}_{\mathrm{D}}}=\frac{75^{\circ} \mathrm{C}}{3.0 \mathrm{~W}}=25^{\circ} \mathrm{C} / \mathrm{W}
$$

Heat sink thermal resistance, $\theta_{\mathrm{SA}}=\theta_{\mathrm{JA}}-\left(\theta_{\mathrm{JC}}+\theta_{\mathrm{CS}}\right)$

$$
\theta_{S A}=25-(3+0)=22^{\circ} \mathrm{C} / \mathrm{W} \text { (max) }
$$

## Heat sink physical size determination

Figure 1 shows the total area of a round or square pad, centered on the device. The solid trace represents the area of a square, single sided, horizontal, solder masked, copper PC board trace heat sink, measured in square millimeters. No airflow is assumed. The dashed line shows a heat sink covered in black oil-based paint and with $1.3 \mathrm{~m} / \mathrm{sec}(250$ feet per minute) airflow. This approaches a "best case" pad heat sink.


Figure 2. The TO-263 "U" Package. Derived from the popular TO-220 power package, the TO-263 has excellent thermal properties for a surface mount package.

Conservative design dictates using the solid trace data, which indicates a pad size of $5000 \mathrm{~mm}^{2}$ is needed. This is a pad 71 mm by 71 mm ( 2.8 inches per side).

## Example 2, SO-8 and SOT-223 package.

Given the following requirements, determine the safe heat sink pad area.
$\mathrm{V}_{\text {OUT }}=5.0 \mathrm{~V}$
$\mathrm{V}_{\mathrm{IN}(\mathrm{MAX})}=14 \mathrm{~V}$
$\mathrm{V}_{\mathrm{IN}(\mathrm{MIN})}=5.6 \mathrm{~V}$
$\mathrm{I}_{\text {OUT }}=150 \mathrm{~mA}$
Duty cycle $=100 \%$

$$
\mathrm{T}_{\mathrm{A}}=50^{\circ} \mathrm{C}
$$

Your board production facility prefers handling the dual-inline SO-8 packages whenever possible. Is the SO-8 up to this task? Choosing the MIC2951-03BM, we get these characteristics:

$$
T_{J \text { MAX }}=125^{\circ} \mathrm{C}
$$

$\theta_{\mathrm{JC}}$ of the SO- $8 \approx 100^{\circ} \mathrm{C} / \mathrm{W}$

## SO-8 Calculations:

$$
P_{D}=[14 \mathrm{~V}-5 \mathrm{~V}] \times 150 \mathrm{~mA}+(14 \mathrm{~V} \times 8 \mathrm{~mA})=1.46 \mathrm{~W}
$$

Temperature rise $=125^{\circ} \mathrm{C}-50^{\circ} \mathrm{C}=75^{\circ} \mathrm{C}$
Thermal resistance requirement, $\theta_{\mathrm{JA}}$ (worst case):

$$
\frac{\Delta \mathrm{T}}{\mathrm{P}_{\mathrm{D}}}=\frac{75^{\circ} \mathrm{C}}{1.46 \mathrm{~W}}=51.3^{\circ} \mathrm{C} / \mathrm{W}
$$

Heat sink $\theta_{S A}=51-100=-49^{\circ} \mathrm{C} / \mathrm{W}($ max $)$
Which obviously presents a problem: without refrigeration, the SO-8 is not suitable for this application. Consider the MIC5201-5.0BS in a SOT-223 package. This package is


Figure 2. SO-8 Package. The SO-8 is small and very popular, but is far from ideal thermally.
smaller than the SO-8, but its three terminals are designed for much better thermal flow. Choosing the MIC5201-3.3BS, we get these characteristics:

$$
\begin{aligned}
& \mathrm{T}_{\mathrm{JMAX}}=125^{\circ} \mathrm{C} \\
& \theta_{\mathrm{JC}} \text { of the SOT-223 }=15^{\circ} \mathrm{C} / \mathrm{W} \\
& \theta_{\mathrm{CS}}=0^{\circ} \mathrm{C} / \mathrm{W} \text { (soldered directly to board) }
\end{aligned}
$$

## SOT-223 Calculations:

$P_{D}=[14 \mathrm{~V}-4.9 \mathrm{~V}] \times 150 \mathrm{~mA}+(14 \mathrm{~V} \times 1.5 \mathrm{~mA})=1.4 \mathrm{~W}$
Temperature rise $=125^{\circ} \mathrm{C}-50^{\circ} \mathrm{C}=75^{\circ} \mathrm{C}$
Thermal resistance requirement, $\theta_{\mathrm{JA}}$ (worst case):
$\underline{\Delta T}=\underline{75^{\circ} \mathrm{C}}=54^{\circ} \mathrm{C} / \mathrm{W}$
$\mathrm{P}_{\mathrm{D}} \quad 1.4 \mathrm{~W}$
Heat sink $\theta_{\mathrm{SA}}=54-15=39^{\circ} \mathrm{C} / \mathrm{W}(\max )$

## Board Area

Referring to Figure 1, a pad of $1400 \mathrm{~mm}^{2}$ (a square pad 1.5 inches per side) provides the required thermal characteristics.

## Conclusion:

These formulae are provided as a general guide to thermal characteristics for surface mounted power components. Many estimations and generalizations were made; your system will vary. Please use this information as a rough approximation of board area required and fully evaluate the thermal properties of each board you design to confirm the validity of the equations.


Figure 3. SOT-223 Package. Smaller than the popular SO-8, the SOT-223 has significantly better thermal characteristics.


# Application Hint 18 

## Powering the InteIDX4 ${ }^{\text {TM }}$ Processor

## By Bob Wolbert

## General Description

The InteIDX4TM Processor and InteIDX4 Processor "OverDrive ${ }^{\text {TM" }}$ microprocessors are upgrades to the popular 486 microprocessor and share the same basic pinout. ${ }^{1}$ A computer motherboard may be designed that accepts either processor, allowing the end user to initially use the lower cost 486 and later upgrade to the InteIDX4 Processor by simply replacing ICs. There is a catch: the InteIDX4 Processor operates from a 3.3 V supply ${ }^{2,3}$. Pin S4 on the InteIDX4 Processor, VOLDET (voltage detect), is grounded to indicate the 3.3 V processor is installed. This pin is either not connected or pulled high on 486 processors. Using this indicator, we can design a power control system that insures the proper voltage is applied to the processor.
This note describes a circuit that reads VOLDET from a InteIDX4 Processor-series processor and automatically determines whether to supply 5 V or 3.3 V . It operates from a single $+5 \mathrm{~V} \pm 5 \%$ power supply and produces 3.3 V output with a low drop-out linear regulator.

## Circuit Discussion

Our goal is to provide the proper supply voltage to the microprocessor. We begin by determining what is the proper voltage. Intel has assigned InteIDX4 Processor pin S4 to "VOLDET". This pin position, unassigned on the 486, is internally bonded to ground on the InteIDX4 Processor. A pull-up resistor connected from VOLDET to a system supply will allow differentiation between the grounded InteIDX4 Processor and the open-circuited or logic high 486.
Our next consideration is to provide switched +5 V from the main supply when a 486 is used. A low ON resistance switch will work. Micrel's MIC5014 high side MOSFET driver and a medium sized N -channel power MOSFET is ideal.
Now, we must produce a clean 3.3V source. The Intel InteIDX4 Processor requires up to 1.25 A at 3.3 V . The Intel IntelDX4 Processor OverDrive ${ }^{\text {TM }}$ needs up to 3A. The 1.5A Micrel MIC29150-3.3 easily supplies the InteIDX4 Processor,
and the MIC29300 is perfect for suppling the InteIDX4 Processor OverDrive ${ }^{\text {TM }}$.
Finally, we put the blocks together and iron out interfacing. Figure 1 shows the power system block diagram.

## Details

The schematic diagram for the power control block appears as Figure 2. With a 486 processor installed, the pull-up resistor, R1, pulls the MIC5014 input pin high, enabling the MOSFET driver. An internal charge pump voltage multiplier charges the power MOSFET (Q1) gate and supplies $+5 \mathrm{~V} \mathrm{~V}_{\mathrm{CC}}$ to the processor. Voltage to the processor is $\mathrm{V}_{\mathrm{CC}}$ minus a voltage drop determined by processor supply current times MOSFET ON resistance. The MOSFET size is determined by the maximum allowable voltage drop:

$$
\mathrm{R}_{\text {MOSFET ON }}=\left(\mathrm{V}_{\text {CC (S) MIN }}-\mathrm{V}_{\text {CC (P) MIN }}\right) / I_{\text {CC }}
$$

Where: $\mathrm{V}_{\mathrm{CC}(\mathrm{S}) \text { MIN }}$ is the minimum supply voltage from the power source
$\mathrm{V}_{\mathrm{CC}(\mathrm{P}) \mathrm{MIN}}$ is the minimum operating voltage for the processor
${ }^{\mathrm{I} C C}$ is the peak processor operating current
Assuming a $5 \mathrm{~V} \pm 5 \%$ supply and a 486 rated for $\pm 10 \%$ supply tolerance, the MOSFET ON resistance is:

$$
\mathrm{R}_{\text {MOSFET }}=(4.75-4.50) / \mathrm{I}_{\mathrm{CC}}=0.25 \mathrm{~V} / \mathrm{I}_{\mathrm{CC}}
$$

Or 250 milliohms for a 1A load. A MOSFET with $0.25 \Omega$ or lower ON resistance will work.

Providing 3.3V from a nominal 5V supply is an easy matter using Micrel's low drop out linear regulators. These regulators need only one external component for operation, an


Figure 1. Block diagram for an auto-select voltage block for powering a computer motherboard that uses either 486 or InteIDX4 Processor microprocessors. VOLDET signals the MOSFET and Driver block and the 3.3V Regulator block whether the 5V 486 or the 3.3 V InteIDX4 Processor is installed. The end user can upgrade his microprocessor without worrying about supply voltage jumpers.


Figure 2. Complete schematic for an automatic voltage selection switch using the InteIDX4 Processor VOLDET pin.
output filter capacitor. Micrel's Super ßeta PNPTM LDOs are ideal for this application for other reasons as well. Unlike other regulators, Micrel's LDOs operate with drop-out voltages of 300 mV -often less. This is important when we consider worst case tolerances: The " 5 V " supply can be as low as 4.75 V and still be within its specification. The MIC291503.3 output may be as high as 3.366 V under worst case conditions. This gives us a worst case available drop out voltage of only $1.384 \mathrm{~V}(4.75 \mathrm{~V}-3.366 \mathrm{~V})$. This is well within the 300 mV typical performance of Micrel's LDOs as well as comfortably within the 600 mV guaranteed maximum (over the full operating temperature range) specification. No NPNpass element linear regulator can approach this performance. Additionally, Micrel LDOs feature "reverse battery" protection. This is like an ideal diode in series with the regulator that prevents reverse current flow caused either by a negative input voltage or a higher voltage present on the regulator output. This feature lets us connect the 3.3V LDO directly in parallel with the 5 V switch to the microprocessor $\mathrm{V}_{\mathrm{CC}}$. If the 5 V supply is disabled, the LDO will source 3.3 V . When the 5 V supply is enabled, it will reverse bias the "diode" in the LDO output and effectively shut off the regulator. This means a simple three terminal LDO can be employed.
"Green" systems conserve power when full performance is not needed. The InteIDX4 Processor implements "green" features, powering down to only a few hundred milliamperes in sleep mode. It reawakens in less than a microsecond and draws full power. Proper operation under these conditions requires a low inductance, low effective series resistance (ESR) capacitor. Generally, this is best implemented by paralleling the regulator filter capacitor with a small ( $0.1 \mu \mathrm{~F}$ to $2.2 \mu \mathrm{~F}$ ) capacitor.
If other output voltages are required, Micrel's adjustable MIC29152 and MIC29302 are available and allow the designer to select any output voltage from 1.24 V to the maximum rating of the device. Please refer to Application Hint 19 for further discussion of adjustable regulator applications.
At the 1.25A IntelDX4 Processor level, thermal considerations are not difficult; however at the 3 A level of the InteIDX4 Processor OverDrive, proper heat sinking is essential. For full details on heat sinking Micrel LDOs in this application, refer to Micrel Application Note 9, "Design Considerations for 5 V to 3.3V Pass Regulators".

## Notes

NOTE 1: Intel ${ }^{\text {TM }}$, InteIDX4 ${ }^{\text {TM }}$, and OverDrive ${ }^{\text {TM }}$ are trademarks of Intel Corp.
NOTE 2: The InteIDX4 Processor accepts logic inputs as high as 5.3 V when operating in a mixed- $\mathrm{V}_{\mathrm{CC}}$ environment.
NOTE 3: The InteIDX4 Processor uses a nominal 3.3 V supply. However, Intel has reserved the right to supply devices that run on other voltages (for example, one batch might require 3.6V, the next, 3.45V). Micrel recommends using an adjustable regulator (MIC29152 or MIC29302) until this situation is resolved. Refer to Application Hint 19 for further details.


## Application Hint 19

## Powering IBM Blue Lightning ${ }^{\text {TM }}$ Microprocessors

## By Bob Wolbert

## General Description

The IBM Blue Lightning ${ }^{\text {TM }}$ microprocessor is a 486-type processor built on a proprietary IBM process and uses a nominal 3.60 V power supply. ${ }^{1}$ Some versions operate at 3.3 V , while higher performance devices require $3.6 \mathrm{~V}, 3.8 \mathrm{~V}$, and even 4.1V. With its internal clock tripling circuitry, they dissipate up to a maximum of 3.6 W , drawing about 1 A . This power supply voltage creates a problem with PC motherboard manufacturers because a 3.3 V to 4.1 V variable supply is not available from standard computer power supplies. Micrel's MIC29152BU, in a surface mount TO-263 package, will power any version of the Blue Lightning from a standard 5 V supply. This hint provides the circuit and thermal design for this application.

## Circuit and Thermal Calculations

If the Blue Lightning version you use employs either a 3.3 V or 3.6V power supply, Micrel offers a three terminal MIC29150 regulator that will simplify your design. Figure 1 shows the schematic diagram of the 3.3 V or 3.6 V power supply: only one external component is necessary for operation, an output filter capacitor. If the higher performance Blue Lightning processor is contemplated, or rapid production changes between versions using the same motherboard design is expected, the MIC29152 adjustable regulator is preferred. Figure 2 shows the schematic diagram of this flexible supply. Two resistors determine the output voltage. Since the layout remains the same, the production line can rapidly accommodate processor changes (and the required supply voltage changes) by simply changing one of the two resistors. Table 1 shows resistor values for the common processor supply voltages. For voltage requirements not listed, the formula for resistor ratio is:

$$
\frac{\mathrm{V}_{\mathrm{O}}}{1.240}-1=\frac{\mathrm{R} 1}{\mathrm{R} 2}
$$

The pinout of the three terminal MIC29150 and the center three pins of the MIC29152 is the same, with slightly different lead spacing. This means a single motherboard layout is possible that allows both the 3 -pin fixed and 5 -pin adjustable versions. Micrel's Super Beta PNPTM LDOs are ideal for this application for other reasons as well. ${ }^{2}$ Unlike other regulators, Micrel's LDOs operate with drop-out voltages of 300 mV often less. This is important when we consider worst case tolerances: The " 5 V " supply can be as low as 4.75 V and still be in-specification. The MIC29150-3.3 output may be as high as 3.672 V under worst case conditions. This gives us a worst case available drop out voltage of only 1.078 V (4.75V 3.672 V ) . This is well within the 300 mV typical performance of Micrel's LDOs as well as comfortably within the 600 mV guaranteed maximum (over the full operating temperature range) specification. No NPN-pass element linear regulator can approach this performance. Additionally, Micrel LDOs feature "reverse battery" protection.
Our thermal calculations are conservative and assume a worst case current of 1.0 A at $3.67 \mathrm{~V}(3.6 \mathrm{~V}+2 \%)$. Worst case drop out available is $1.08 \mathrm{~V}(4.75 \mathrm{~V}-3.67 \mathrm{~V})$, which is well above the 0.60 V guaranteed level of the MIC29150-3.6, so we have a fine match. Using the formula for power dissipation:

$$
P_{D}=\left(V_{\text {INMAX }}-V_{\text {OUTMIN }}\right) \times I_{\text {OUTMAX }}+V_{\text {INMAX }} \times I_{\text {GND }}
$$

the worst case power dissipation operating from a $5 \mathrm{~V} \pm 5 \%$ supply is:

$$
\begin{aligned}
P_{D} & =(5.25 \mathrm{~V}-3.53 \mathrm{~V}) \times 1.0 \mathrm{~A}+(5.25 \mathrm{~V} \times 10 \mathrm{~mA}) \\
& =1.77 \mathbf{W}
\end{aligned}
$$

What size of heat sink, if any, is necessary? The thermal resistance of a heat sink is:

$$
\theta_{S A}=\frac{T_{J}-T_{A}}{P_{D}}-\left(\theta_{J C}+\theta_{C S}\right)
$$



Figure 1. The MIC29150-3.6BU powers the IBM Blue Lightning from a nominal 5 V supply without requiring any heat sinking other than the P.C. board mounting pad itself.


Figure 2. MIC29152 Adjustable regulator circuit for use with Blue Lightning. Refer to Table 1 for resistor values.

| Voltage Required | R1 | R2 |
| :---: | :---: | :---: |
| $3.3 \mathrm{~V}^{*}$ | 158 k | 95.3 k |
| $3.6 \mathrm{~V} \dagger$ | 158 k | 82.5 k |
| 3.8 V | 158 k | 76.1 k |
| 4.1 V | 158 k | 68.1 k |

* The MIC29150-3.3 is a three terminal replacement if production-time voltage selection is not necessary.
$\dagger$ The MIC29150-3.6 is a three terminal replacement if production-time voltage selection is not necessary.
Table 1. Resistor values for Figure 1 calculated for common Blue Lightning operating voltages.

Assuming a $\theta_{\mathrm{JC}}$ of $2^{\circ} \mathrm{C} / \mathrm{W}$, a $\theta_{\mathrm{CS}}$ of $0.5^{\circ} \mathrm{C} / \mathrm{W}$, (the surface mount TO-263 is soldered directly to the PC board heat sink) and an ambient temperature, $T_{A}$, of $50^{\circ} \mathrm{C}$, the maximum allowable heat sink thermal resistance is:

$$
\theta_{\mathrm{SA}}=\frac{125^{\circ} \mathrm{C}-50^{\circ} \mathrm{C}}{1.8 \mathrm{~W}}-\left(2^{\circ} \mathrm{C} / \mathrm{W}+0.5^{\circ} \mathrm{C} / \mathrm{W}\right)=39^{\circ} \mathrm{C} / \mathrm{W}
$$

Referring to Application Hint 17, we see that a square P.C. board pad of 40 mm by 40 mm ( 1.6 inches per side) is adequate. No external series dropping resistor is necessary for power sharing as this design is conservative. This pad is shown in Figure 3.
The through-hole MIC29150-3.6BT in a TO-220 package does not require a heat sink.


Figure 3. Suitable P.C. board heat sink for the MIC29150 powering "Blue Lightning".

## Conclusion

The IBM Blue Lightning microprocessor operates from a nominal 3.6 V supply ${ }^{3}$, which can be obtained from a surface mount MIC29150-3.6BU without any heat sink other than the P.C. board itself. The entire schematic consists of only two components, the regulator and a filter capacitor, and is shown in Figure 1. At the 1A Blue Lightning current level, thermal considerations are not difficult and a P.C. board heat sink pad will serve. For full details on heat sinking Micrel LDOs in this application, refer to Micrel Application Hint 17, "P.C. Board Heat Sinking", or for more stringent requirements refer to Micrel Application Note 9, "Design Considerations for 5V to 3.3V Pass Regulators".

## Notes

NOTE 1: IBM and Blue Lightning are trademarks of IBM Corp.
NOTE 2: Super Beta PNP is a trademark of Micrel, Inc.
NOTE 3: At press time, the Blue Lightning supply currents and voltages have not been finalized. If other than 3.3 V or 3.6 V are needed, the Micrel MIC29152 adjustable 1.5A regulator is available which can provide any output voltage from about 1.2 V to 25 V , programmed using two external resistors. See the MIC29150 datasheet for full details.


# Application Hint 20 

## Introduction to the Super LDO ${ }^{\text {TM }}$ Regulator <br> by Randy Cook and George Hall

A brief review of the significant changes in IC linear regulators leads to the Micrel Super LDO ${ }^{\text {TM }}$ Regulator and highlights its important advantages.

## Basic NPN Regulators

Economical high-current regulators continue to employ the original space-efficient NPN transistor for the pass element (see figure 1a). The NPN regulator allows high device output currents, but the large input to output voltage drop that results from operating the NPN as an emitter follower often requires a substantial heat sink.


Figure 1a. NPN Monolithic Regulator

## PNP Low-Dropout Regulators

Demand for a large reduction in dropout voltage resulted in the introduction of the LDO (low dropout) regulator. The LDO's reduction of the input to output voltage drop was achieved by using a PNP transistor as the pass element (see figure 1b). Because a PNP requires substantially more die area than an electrically similar NPN, early LDO regulators were offered with relatively low output current capabilities. These LDO regulators also required large ground (or quiescent) currents to drive the PNP transistor which resulted in low efficiency.


Figure 1b. PNP Monolithic Regulator
Advances in silicon fabrication, such as Micrel's Super Beta PNP ${ }^{\text {TM }}$ technology, made higher current, with reduced ground current, LDO regulators technically and economically feasible. LDO regulators are now available with output currents rivaling those using the NPN as the pass element.

## P-Channel Improved-Efficiency Regulators

The need for higher efficiency regulators for battery powered equipment has led to monolithic regulators which use a P-channel enhancement-mode MOSFET as the pass ele-
ment (see figure 1c). The P-channel MOSFET dramatically reduces ground current, but even more than with the PNP, requires a large die area for even low output current regulators. P-channel MOSFET are typically 2.5 times the size of an equivalent N -channel MOSFET. Another drawback when using this regulator is the dramatic increase of MOSFET on resistance at low input voltages, further limiting its maximum output current capability.


Figure 1c. P-Channel Monolithic Regulator

## High-Output Low-Dropout Regulators

Managing moderate to high output currents can be accomplished using a dedicated control IC to drive an external pass element.
The external pass element offers the designer two advantages unattainable with the monolithic approach: First, because the control circuitry is separate, the pass element's die area in a given package can be increased. This results in lower dropout voltages at higher output currents. Second, the junction-to-case thermal resistance is much less allowing higher output currents before a heat sink is required. As with the monolithic approach, for equal die areas, a PNP transistor offers the lowest dropout voltage, a P-channel MOSFET the lowest ground current, and the NPN transistor the lowest cost.


Figure 2. N-Channel Regulator
The most attractive device for the external pass element is the N-channel power MOSFET (see figure 2). Discrete Nchannel MOSFET prices continue to decrease (due to high volume usage), and the race for lower and lower on resistance works in the customer's favor. The N-channel MOSFET, like the P-channel MOSFET, reduces ground current.

With device on resistance now below $10 \mathrm{~m} \Omega$, dropout voltages below 100 mV are possible with output currents in excess of 10A. Even lower dropouts are possible by using two or more pass elements in parallel.
Unfortunately, full gate-to-source enhancement of the N -channel MOSFET requires an additional 10 V to 15 V above the required output voltage. Controlling the MOSFET's gate using a second higher voltage supply requires additional circuitry and is clumsy at best.

## Micrel's New Super LDO Family

Micrel's Super LDO Regulator family consists of three regulators which control an external N-channel MOSFET for low dropout at high current. Two members of the family internally generate the required higher MOSFET enhancement voltage, while the other relies on an existing external supply voltage.
All members of the Super LDO Regulator family have a 35 mV current limit threshold, $\pm 2 \%$ nominal output voltage setting, and a guaranteed 3 V to 36 V operating voltage range. All family members also include a TTL compatible enable/ shutdown input (EN) and an open collector fault output (FLAG). When shutdown (TTL low), the device draws less than $1 \mu \mathrm{~A}$. The FLAG output is low whenever the output voltage is $6 \%$ or more below its nominal value.

## The MIC5156

The MIC5156 Super LDO Regulator occupies the least printed circuit board space in applications where a suitable voltage is available for MOSFET gate enhancement. To minimize external parts, the MIC5156 is available in fixed output versions of 3.3 V or 5 V . An adjustable version is also available which uses two external resistors to set the output voltage from 1.3 V to 36 V .

## The MIC5157 and MIC5158

For stand-alone applications the MIC5157 and MIC5158 incorporate an internal charge-pump voltage tripler to supply the necessary gate enhancement for an external N -channel MOSFET. Both devices can fully enhance a logic-level N -channel MOSFET from a supply voltage as low as 3.0 V .


Figure 3. Microprocessor Supply

Three inexpensive small value capacitors are required by the charge pump.
The MIC5157 output voltage is externally selected for a fixed output voltage of $3.3 \mathrm{~V}, 5 \mathrm{~V}$ or 12 V .
The MIC5158 output voltage is externally selectable for either a fixed 5 V output or an adjustable output. Two external resistors are required to set the output voltage for adjustable operation.

## Computer Power Supply Application

Figure 3 shows a typical 3.3 V and 5 V computer power supply application. The MIC5156 provides regulated 3.3V using Q1 as the pass element and also controls a MOSFET switch for the 5 V supply.
When the 3.3 V output has reached regulation, the FLAG output goes high, enhancing Q2, which switches 5V to Load 2. This circuit complies with the requirements of new microprocessors that require the 5 V supply input to remain below 3.0 V until the 3.3 V supply input is greater than 3.0 V .
An optional current limiting sense resistor $\left(\mathrm{R}_{\mathrm{S}}\right)$ limits the load current to 12A maximum. For less costly designs, the sense resistor's value and function can be duplicated using one of two techniques: A solid piece of copper wire with appropriate length and diameter (gauge) makes a reasonably accurate low-value resistor. Another method uses a printed circuit trace to create the sense resistor. The resistance value is a function of the trace thickness, width, and length.

### 3.3V, 10A Regulator Application

Figure 4 shows the MIC5157's ability to supply the additional MOSFET gate enhancement in a low dropout 3.3V, 10A supply application. Capacitors C1 and C2 perform the voltage tripling required by the N -channel logic-level MOSFETs. As with any linear regulator, improved response to load transients is accomplished by using output capacitors with low ESR characteristics. The exact capacitance value required for a given design depends on the maximum output voltage disturbance that can be tolerated during a worse case load change. Adding low value ( $0.01 \mu \mathrm{~F}$ to $0.1 \mu \mathrm{~F}$ ) film capacitors (such as Wima MKS2 series) near the load will also improve the regulator's transient response.
Super LDO is a trademark of Micrel, Inc.


Figure 4. N-Channel Regulator

## Application Hint 21

Sense Resistors for the Super LDO ${ }^{\text {TM }}$ Regulator by Daryl Sugasawara

## Power Dissipation

The power dissipation of sense resistors used in Super LDO regulator circuits is small and generally does not require the power dissipation capability found in most low-value resistors.

## Alternate Resistors

A low-value resistor can be made from a length of copper magnet wire or from a printed circuit board trace. Tables are provided for wire and printed circuit traces.
Copper has a positive temperature coefficient of resistivity of $+0.39 \% /{ }^{\circ} \mathrm{C}$. This can be significant when higher accuracy current limiting is required.
A Kelvin connection between the sense element and the Super LDO Regulator Controller improve the accuracy of the current limit setpoint.
Printed Circuit Copper Resistance

| Conductor <br> Thickness | Conductor Width <br> in | Resistance <br> $\mathbf{m} \Omega /$ in |
| :---: | :---: | :---: |
| $1 / 2 \mathrm{zz} / \mathrm{ft}^{2}$ | 0.025 | 39.3 |
| $(18 \mu \mathrm{~m})$ | 0.050 | 19.7 |
|  | 0.100 | 9.83 |
|  | 0.200 | 4.91 |
| $1 \mathrm{oz} / \mathrm{ft}^{2}$ | 0.500 | 1.97 |
| $(35 \mu \mathrm{~m})$ | 0.025 | 19.7 |
|  | 0.050 | 9.83 |
|  | 0.100 | 4.91 |
|  | 0.200 | 2.46 |
|  | 0.500 | 0.98 |
| $2 \mathrm{oz} / \mathrm{ft}^{2}$ | 0.025 | 9.83 |
| $(70 \mu \mathrm{~m})$ | 0.050 | 4.91 |
|  | 0.100 | 2.46 |
|  | 0.200 | 1.23 |
|  | 0.500 | 0.49 |
| $3 \mathrm{oz} / \mathrm{ft}^{2}$ | 0.025 | 6.5 |
| $(106 \mu \mathrm{~m})$ | 0.050 | 3.25 |
|  | 0.100 | 1.63 |
|  | 0.200 | 0.81 |
|  | 0.500 | 0.325 |

## Kelvin Connections

A Kelvin connection is a measurement connection that avoids the error caused by voltage drop in the power path leads.
Sense leads are attached directly across the resistance element-intentionally excluding the power path leads. Because the sense conductors carry negligible current (sense inputs are typically high impedance voltage measurement inputs), there is no voltage drop to skew the " $E=I \times R$ " measurement.


4-Lead Resistor

Wire Resistance Table (Copper Wire)

| AWG Wire Size | Resistance at $20^{\circ} \mathrm{C}$ |  |
| :---: | :---: | :---: |
|  | $10^{-6} \Omega / \mathrm{cm}$ | $10^{-6} \Omega$ / in |
| 10 | 32.70 | 83.06 |
| 11 | 41.37 | 105.1 |
| 12 | 52.09 | 132.3 |
| 13 | 65.64 | 166.7 |
| 14 | 82.80 | 210.3 |
| 15 | 104.3 | 264.9 |
| 16 | 131.8 | 334.8 |
| 17 | 165.8 | 421.1 |
| 18 | 209.5 | 532.1 |
| 19 | 263.9 | 670.3 |
| 20 | 332.3 | 844.0 |
| 21 | 418.9 | 1064.0 |
| 22 | 531.4 | 1349.8 |
| 23 | 666.0 | 1691.6 |
| 24 | 842.1 | 2138.9 |
| 25 | 1062.0 | 2697.5 |
| 26 | 1345.0 | 3416.3 |
| 27 | 1687.6 | 4286.5 |
| 28 | 2142.7 | 5442.5 |
| 29 | 2664.3 | 6767.3 |
| 30 | 3402.2 | 8641.6 |
| 31 | 4294.6 | 10908.3 |
| 32 | 5314.9 | 13499.8 |
| 33 | 6748.6 | 17141.4 |
| 34 | 8572.8 | 21774.9 |
| 35 | 10849 | 27556.5 |
| 36 | 13608 | 34564.3 |
| 37 | 16801 | 42674.5 |
| 38 | 21266 | 54015.6 |
| 39 | 27775 | 70548.5 |
| 40 | 35400 | 89916.0 |
| 41 | 43405 | 110248.7 |
| 42 | 54429 | 138249.7 |
| 43 | 70308 | 178582.3 |
| 44 | 85072 | 216082.9 |

## 4-Lead Resistor Manufacturers

Dale Electronics, Columbus, NE
(402) 563-6506

Vishay Resistors, Malvern, PA
(215) 644-1300

Super LDO is a trademark of Micrel, Inc.

## Application Hint 23

## Powering AMD ${ }^{\text {™ }}$ Microprocessors

By Bob Wolbert

## General Description

AMD ${ }^{\text {TM }}$ manufactures low voltage high performance 486 microprocessors with high clock speeds. ${ }^{1}$ These devices operate from either a 3.3 V or $3.45 \mathrm{~V} \pm 5 \%$ power supply. Some versions have a double-speed internal clock (DX2), while others have a triple speed internal clock (DX4). They dissipate up to a maximum of 3.3 W , drawing nearly 1 A. This power supply voltage creates a problem with PC motherboard manufacturers because a 3.3 V to 3.45 V supply is not available from standard computer power supplies. Micrel's MIC29152BU, in a surface mount TO-263 package, will power any present version of AMD processors from a standard 5 V supply. Another power supply issue is the transient response of the supply to the microprocessor waking from "sleep mode"; the processor's supply current changes from a few milliamperes to full load in nanoseconds. This hint provides the circuit and thermal design for this application.

## Circuit Design

Although Micrel offers a three terminal MIC29150-3.3 regulator that will simplify your design, building a motherboard that accepts either the 3.3 V or the 3.45 V processor is easier when the MIC29152 adjustable regulator is used. Figure 1 shows the schematic diagram of the power supply: two resistors and two filter capacitor comprise the entire circuit. Two resistors determine the output voltage. Since the layout remains the same, the production line can rapidly accommodate processor changes (and the required supply voltage changes) by simply changing one of the two resistors. Table 1 shows resistor values for the common processor supply voltages. The formula for resistor ratio is:

$$
\frac{\mathrm{V}_{\mathrm{O}}}{1.240}-1=\frac{\mathrm{R} 1}{\mathrm{R} 2}
$$

The pinout of the three terminal MIC29150 and the center three pins of the MIC29152 is the same, with slightly different lead spacing. This means a single motherboard layout is possible that allows both the 3-pin fixed and 5-pin adjustable versions. Micrel's Super Beta PNPTM LDOs are ideal for this application for other reasons as well. ${ }^{2}$ Unlike other regulators, Micrel's LDOs operate with dropout voltages of 300 mV often less. This is important when we consider worst case tolerances: The " 5 V " supply can be as low as 4.75 V and still be in-specification. The MIC29152 output, when adjusted to 3.45 V nominally, may be as high as 3.571 V under worst case conditions (assuming worst case tolerances and 1\% resistors). This gives us a worst case available drop out voltage of only $1.179 \mathrm{~V}(4.75 \mathrm{~V}-3.571 \mathrm{~V})$. This is well within the 300 mV typical performance of Micrel's LDOs as well as comfortably within the 600 mV guaranteed maximum (over the full operating temperature range) specification. No NPN-pass element


Figure 1. MIC29152 Adjustable regulator circuit for use with AMD microprocessors. Refer to Table 1 for resistor values.
linear regulator can approach this performance. Additionally, Micrel LDOs feature "reverse battery" protection, protecting the microprocessor from faulty cabling by the user as well as protecting the regulator itself from reverse insertion during manufacture.

## Transient Response

When the AMD microprocessor "goes to sleep", its current requirement drops to a few milliamperes. As soon as the user touches the keyboard or mouse, however, the processor wakes to full power in a few dozen nanoseconds. With older style linear or switching regulators, this sudden current surge causes the output voltage to drop significantly; often resetting the microprocessor and causing a system re-boot. Since Micrel's Super Beta PNP regulators are guaranteed never to fall into dropout under the conditions present in this application, recovery time is very fast by comparison, as shown in Figure 2. The output filter capacitor must supply the first portion of the surge current, but need not be as large as with older style regulators. Generally, a $22 \mu \mathrm{~F}$ to $47 \mu \mathrm{~F}$ tantalum capacitor is sufficient. Multiple $0.1 \mu \mathrm{~F}$ capacitors around the microprocessor socket provide decoupling and additional droop protection.

## Thermal Calculations

Our thermal calculations are conservative and assume a worst case current of 1.0 A at 3.329 V ( 3.45 V minus tolerances). Worst case differential voltage available is 1.18 V $(4.75 \mathrm{~V}-3.45 \mathrm{~V}$ plus tolerances), which is well above the 0.60V guaranteed level of the MIC29150-3.6, so we have a fine match. Using the formula for power dissipation:

$$
P_{D}=\left(V_{\text {INMAX }}-\mathrm{V}_{\text {OUTMIN }}\right) \times I_{\text {OUTMAX }}+\mathrm{V}_{\text {INMAX }} \times \mathrm{I}_{\text {GND }}
$$

the worst case power dissipation operating from a $5 \mathrm{~V} \pm 5 \%$ supply is:

$$
\begin{aligned}
P_{D} & =(5.25 \mathrm{~V}-3.329 \mathrm{~V}) \times 1.0 \mathrm{~A}+(5.25 \mathrm{~V} \times 20 \mathrm{~mA}) \\
& =2.03 \mathrm{~W}
\end{aligned}
$$

What size of heat sink, if any, is necessary? The thermal resistance of a heat sink is:

$$
\theta_{S A}=\frac{T_{J}-T_{A}}{P_{D}}-\left(\theta_{\mathrm{JC}}+\theta_{\mathrm{CS}}\right)
$$

Assuming a $\theta_{\mathrm{JC}}$ of $2^{\circ} \mathrm{C} / \mathrm{W}$, a $\theta_{\mathrm{CS}}$ of $0.5^{\circ} \mathrm{C} / \mathrm{W}$, (the surface mount TO-263 is soldered directly to the PC board heat sink) and an ambient temperature, $\mathrm{T}_{\mathrm{A}}$, of $50^{\circ} \mathrm{C}$, the maximum allowable heat sink thermal resistance is:

$$
\theta_{\mathrm{SA}}=\frac{125^{\circ} \mathrm{C}-50^{\circ} \mathrm{C}}{2.03 \mathrm{~W}}-\left(2^{\circ} \mathrm{C} / \mathrm{W}+0.5^{\circ} \mathrm{C} / \mathrm{W}\right)=34^{\circ} \mathrm{C} / \mathrm{W}
$$

Referring to Application Hint 17, we see that a square P.C. board pad of 40 mm by 40 mm ( 1.6 inches per side) is adequate. No external series dropping resistor is necessary for power sharing as this design is conservative. This pad is shown in Figure 3.
The through-hole MIC29152BT in a TO-220 package generally does not require a heat sink in this configuration.



Figure 2. MIC29152 Load transient response with $10 \mu \mathrm{~F}$ and $100 \mu \mathrm{~F}$ capacitors.

| Voltage Required | R1 | R2 |
| :---: | :---: | :---: |
| $3.3 \mathrm{~V}^{*}$ | 158 k | 95.3 k |
| 3.45 V | 158 k | 88.7 k |

* The MIC29150-3.3 is a three terminal replacement if production-time voltage selection is not necessary.


## Table 1. Resistor values for Figure 1 calculated for AMD microprocessor operating voltages.

## Future Devices

Progress in the microprocessor field generally means faster clocks. Higher speed clocks lead to higher power dissipation, with all other things equal. Micrel's MIC29302 is a 3A low dropout regulator in the same packages and with the same pinout as the MIC29152-if your current requirements increase along with microprocessor speed, you may maintain the same motherboard layout by simply changing from the MIC29152 to the MIC29302. Your heat sink might need attention, however.

## Conclusion

AMD low voltage microprocessors operate from a nominal 3.3 V or 3.45 V supply, which can be obtained from a surface mount MIC29152BU without any heat sink other than the P.C. board itself. The entire schematic consists of only five components: the regulator, two voltage setting resistors, and two filter capacitors, as shown in Figure 1. At their 1A current level, thermal considerations are not difficult and a P.C. board heat sink pad will serve. For full details on heat sinking Micrel LDOs in this application, refer to Micrel Application Hint 17, "P.C. Board Heat Sinking", or for more stringent requirements refer to Micrel Application Note 9, "Design Considerations for 5 V to 3.3V Pass Regulators".


Figure 3. Suitable P.C. board heat sink for the MIC29150 powering AMD microprocessors.

## Notes

NOTE 1: $\mathrm{AMD}^{\text {TM }}$ is a trademark of Advanced Micro Devices Corp.
NOTE 2: Super Beta PNP is a trademark of Micrel, Inc.

Application Hint 25

## Minimum Size Copper Sense Resistors

## Overcurrent Sense Resistors

The Micrel MIC5156/7/8 Super LDO™ Regulator Controllers require a moderately low-value current-sensing resistor. Building the resistor from printed-circuit board (PCB) copper is attractive; arbitrary values can be provided inexpensively. The ever-shrinking world of electronic assemblies requires minimizing the physical size of this resistor, which can present a power-dissipation issue that must be resolved to provide a reliable solution. Making the resistor too small could cause excessive heat rise, leading to PCB trace damage or destruction (a fuse rather than a controlled resistor).
A demonstration board is available for evaluating the MIC5158. The circuit is designed to produce a 3.3 V , 5 A output from a 5 V input. The design goal was to occupy as little PCB space as practical, so minimizing sense resistor area was important. In Figure 1 this resistor is shown as $\mathrm{R}_{\mathrm{s}}$.


Figure 1. Regulator Circuit Diagram

## Resistor Design Method

Three design equations provide a resistor that occupies the minimum area. This method considers current density as it relates to heat dissipation in a surface layer resistor.

$$
\begin{equation*}
\rho_{\mathrm{s}}(\mathrm{~T})=\frac{\rho\left[1+\alpha\left(\mathrm{T}_{\mathrm{A}}+\mathrm{T}_{\text {RISE }}-20\right)\right]}{\mathrm{h}} \tag{1}
\end{equation*}
$$

where:
$\rho_{\mathrm{s}}(\mathrm{T})=$ sheet resistance at elevated temp. $(\Omega / \square)$
$\rho=0.0172=$ copper resistivity at $20^{\circ} \mathrm{C}(\Omega \cdot \mu \mathrm{m})$
$\alpha=0.00393=$ temperature coefficient of $\rho\left(\right.$ per $\left.^{\circ} \mathrm{C}\right)$
$\mathrm{T}_{\mathrm{A}}=$ ambient temperature $\left({ }^{\circ} \mathrm{C}\right)$
$\mathrm{T}_{\text {RISE }}=$ allowed temperature rise $\left({ }^{\circ} \mathrm{C}\right)$
$h=$ copper trace height ( $\mu \mathrm{m}$, see Table 1).

$$
\begin{equation*}
w=\frac{1000 \mathrm{I}_{\mathrm{MAX}}}{\sqrt{\frac{\mathrm{~T}_{\mathrm{RISE}} \div \theta_{\mathrm{SA}}}{\rho_{\mathrm{S}}(\mathrm{~T})}}} \tag{2}
\end{equation*}
$$

where:
$\mathrm{w}=$ minimum copper resistor trace width (mils)
$I_{\text {MAX }}=$ maximum current for allowed $T_{\text {RISE }}$ (A)
$\mathrm{T}_{\text {RISE }}=$ allowed temperature rise $\left({ }^{\circ} \mathrm{C}\right)$
$\theta_{S A}=$ resistor thermal resistance ( ${ }^{\circ} \mathrm{C} \cdot \mathrm{in}^{2} / \mathrm{W}$ )
$\rho_{\mathrm{s}}(\mathrm{T})=$ sheet resistance at elevated temp. ( $\Omega / \square$ ).
Note: $\theta_{S A} \approx 55^{\circ} \mathrm{C} \cdot \mathrm{in}^{2} / \mathrm{W}$ (see Figure 3).

$$
\begin{equation*}
l=\frac{\mathrm{wR}}{\rho_{\mathrm{s}}(\mathrm{~T})} \tag{3}
\end{equation*}
$$

where:
$l=$ resistor length (mils)
$\mathrm{w}=$ resistor width (mils)
$\mathrm{R}=$ desired resistance $(\Omega)$
$\rho_{\mathrm{s}}(\mathrm{T})=$ sheet resistance at elevated temp. ( $\left.\Omega / \square\right)$.

## Design Example

The $4-\mathrm{m} \Omega$ current-sensing resistor $\left(\mathrm{R}_{\mathrm{S}}\right)$ of Figure 1 is designed as follows: (1) based on copper trace height and an allowed temperature rise for the resistor, calculate the sheet resistance (Equation 1); (2) based on the maximum current the resistor will have to sustain, calculate its minimum trace width (Equation 2); and (3) based on the desired resistance, calculate the required trace length (Equation 3).
Calculate Sheet Resistance
This design uses $1 \mathrm{oz} / \mathrm{ft}^{2}$ weight PCB material, which has a copper thickness (trace height) of $35.6 \mu \mathrm{~m}$. See Table 1. It was also decided to allow the resistor to produce a $75^{\circ} \mathrm{C}$ temperature rise, which would place it at $100^{\circ} \mathrm{C}$ (worst case) when operating in a $25^{\circ} \mathrm{C}$ ambient environment. Then:

$$
\begin{aligned}
& \rho_{S}(T)=\frac{\rho\left[1+\alpha\left(T_{A}+T_{\text {RISE }}-20\right)\right]}{h} \\
& \rho_{S}(T)=\frac{0.0172[1+0.00393(25+75-20)]}{35.6} \\
& \rho_{S}(T)=635 \times 10^{-6} \Omega=0.635 \mathrm{~m} \Omega / \square .
\end{aligned}
$$

## Calculate Minimum Trace Width

The design example provides an output current of 5 A . Because of resistor tolerance and the current-limit trip-point specification of the MIC5158 ( 0.028 to 0.042 V ), a trip-point of 8.75 A is chosen. It was also decided to allow for as much as 10A of current during the sustained limiting condition. Then:

$$
\begin{aligned}
& w=\frac{1000 I_{\text {MAX }}}{\sqrt{\frac{\mathrm{T}_{\text {RISE }} \div \theta_{\text {SA }}}{\rho_{\mathrm{S}}(\mathrm{~T})}}} \\
& w=\frac{1000 \times 10}{\sqrt{\frac{75 \div 55}{635 \times 10^{-6}}}}
\end{aligned}
$$

$$
\mathrm{w}=215.8 \text { mils } \approx 216 \text { mils } .
$$

## Calculate Required Trace Length

The length of a $4-\mathrm{m} \Omega$ resistor is determined via Equation 3 as follows:

$$
\begin{aligned}
& l=\frac{\mathrm{w} \mathrm{R}}{\rho_{\mathrm{s}}(\mathrm{~T})} \\
& l=\frac{216 \times 0.004}{635 \times 10^{-6}} \\
& I=1360.6 \text { mils } \approx 1361 \mathrm{mils} .
\end{aligned}
$$

## Resistor Layout

To avoid errors caused by voltage drops in the power leads, the resistor should include Kelvin sensing leads. Figure 2 illustrates a layout incorporating Kelvin sensing leads.


Figure 2. Typical Resistor Layout

## Thermal Considerations

The above equations produce a resistance of the desired value at elevated temperature. It is important to consider resistance at temperature because copper has a high temperature coefficient. This design method is appropriate for
current-sensing resistors because their accuracy should be optimized for the current they are intended to sense.

## References

Table 1 and Figure 3 are provided as support and background information. Table 1 provides an input needed for Equation 1 (trace height), and Figure 3 indicates that $1 \mathrm{in}^{2}\left(645 \mathrm{~mm}^{2}\right)$ of solder-masked copper in still air has a thermal resistance of $55^{\circ} \mathrm{C} / \mathrm{W}$. Different situations; e.g., internal layers or plated copper, will have different thermal resistances. Other references include:
MIL-STD-275E: Printed Wiring for Electronic Equipment.
Application Hint 17: "Calculating P.C. Board Heat Sink Area For Surface Mount Packages," Micrel 1995 Databook.
Application Hint 21: "Sense Resistors for the Super LDOTM Regulator," Micrel 1995 Databook.

| PCB Weight <br> $\left(\mathrm{oz} / \mathrm{ft}^{2}\right)$ | Copper Trace Height <br> $(\mathrm{mils})$ |  |
| :---: | :---: | :---: |
| $1 / 2$ | 0.7 | 17.8 |
| 1 | $1.4 \mathrm{~m})$ |  |
| 2 | 2.8 | 35.6 |
| 3 | 4.2 | 71.1 |

## Table 1. Copper Trace Heights

 PC Board Heat Sink Thermal Resistance vs. Area

Figure 3. Thermal Resistance of Copper Trace Area

## by Jerry Kmetz

## Slow Turn-On Circuits

The turn-on time interval of a voltage regulator is essentially determined by the bandwidth of the regulator, its maximum output current, and the load capacitance. To some extent the rise time of the applied input voltage (which is normally quite short, tens of milliseconds, or less) also affects the turn-on time. However, the regulator output voltage typically steps abruptly at turn-on. Increasing the turn-on interval via some form of slew-limiting decreases the surge current seen by both the regulator and the system. This application hint addresses designing circuitry to change the step-function to a smoother RC charge waveform.
Various performance features exist between the three circuits that are presented. These are (1) whether stability is impacted, (2) whether start-up output is 0 V , and (3) whether the circuit quickly recovers from momentarily interrupted input voltage or shorted output. The following table summarizes the features of each circuit:

| Circuit <br> Number | Stability <br> Impacted? | Start-Up <br> Pedestal? | $\mathbf{V}_{\text {IN }}$ Interrupt <br> Recovery? | $\mathbf{V}_{\text {OUT }}$ Short <br> Recovery? |
| :---: | :---: | :---: | :---: | :---: |
| 1 | yes | 1.2 V | no | no |
| 2 | no | 1.8 V | no | yes |
| 3 | no | 0 V | yes | no |

Slow Turn-On Circuit Performance Features

## 1. The Simplest Approach

Figure 1 illustrates a typical LDO voltage regulator, the MIC29153, with an additional capacitor $\left(\mathrm{C}_{T}\right)$ in parallel with the series leg (R1) of the feedback voltage divider. Since the voltage ( $\mathrm{V}_{\text {ADJ }}$ ) will be maintained at $\mathrm{V}_{\text {REF }}$ by the regulator loop, the output of this circuit will still rapidly step to $\mathrm{V}_{\text {REF }}$ and then rise slowly. Since $\mathrm{V}_{\text {REF }}$ is usually only about 1.2 V , this eliminates a large part of the surge current.

As $\mathrm{C}_{\mathrm{T}}$ charges, the regulator output $\left(\mathrm{V}_{\mathrm{OUT}}\right)$ asymptotically approaches the desired value. If a turn-on time of 300 milliseconds is desired then about three time constants should be allowed for charge time:
then $3 \tau=0.3 \mathrm{~s}$, or

$$
\tau=0.1 \mathrm{~s}=\mathrm{R} 1 \times \mathrm{C}_{\mathrm{T}}=300 \mathrm{k} \Omega \times 0.33 \mu \mathrm{~F} .
$$

Figure 2 shows the waveforms of the circuit of Figure 1. This circuit has three shortcomings: (1) the approximately 1.2 V step at turn-on, (2) the addition of capacitor $\mathrm{C}_{\mathrm{T}}$ places a zero in the closed-loop transfer function (which affects frequency and transient responses and can potentially cause stability problems) and (3) the recovery time associated with a momentarily short-circuited output may be unacceptably long. This is because if the output is shorted $\mathrm{C}_{\mathrm{T}}$ is discharged only by $R 2$; if the short is removed before $\mathrm{C}_{\mathrm{T}}$ is fully discharged the regulator output will not exhibit the desired turn-on behavior.


Figure 2. Turn-On Behavior for Circuit of Figure 1


Figure 1. Simplest Slow Turn-On Circuit


Figure 3. Improved Slow Turn-On Circuit

## 2. Improved Simple Approach

Figure 3 is an improvement on the circuit of Figure 1 in that it addresses the problems of potential instability and recovery time. Diode D1 is added to the circuit to decouple the (charged) capacitor from the feedback network, thereby eliminating the effect of $\mathrm{C}_{\mathrm{T}}$ on the closed-loop transfer function. Because of the non-linear effect of D1 being in series with $\mathrm{C}_{\mathrm{T}}$, there is a slightly longer "tail" associated with approaching the final output voltage at turn-on. In the event of a momentarily shorted output, diode D2 provides a lowimpedance discharge path for $\mathrm{C}_{\mathrm{T}}$ and thus assures the desired turn-on behavior upon recovery.
Figure 4 shows the waveforms of the circuit of Figure 3. Note that the initial step-function output is now 0.6 V higher than with the circuit of Figure 1. This approximately 1.8 V turn-on pedestal may be objectionable, especially in applications where the output voltage is relatively low by design.


Figure 4. Turn-On Behavior of Figure 3

## 3. Eliminating Initial Start-Up Pedestal

The circuits of Figures 1 and 3 depend upon the existence of an output voltage (to create $\mathrm{V}_{\text {ADJ }}$ ) and, therefore, produce the initial step-function voltage pedestals of about 1.2 V and 1.8 V , as can be seen in Figures 2 and 4, respectively. The approach of Figure 5 facilitates placing the output voltage origin at zero volts because $\mathrm{V}_{\text {CONTROL }}$ is derived from the input voltage. No reactive component is added to the feedback circuit. The value of $R_{T}$ should be considerably smaller than $R 3$ to assure that the junction of $R_{T}$ and $C_{T}$ acts like a voltage source driving R3 and so $R_{T}$ is the primary timing control. If sufficient current is introduced into the loop summing junction (via R3) to generate $\mathrm{V}_{\text {ADJ }} \geq \mathrm{V}_{\text {REF }}$, then $\mathrm{V}_{\text {OUT }}$ will be zero volts. As $\mathrm{R}_{\mathrm{T}}$ charges $\mathrm{C}_{\mathrm{T}}$ the voltage $\mathrm{V}_{\text {Control }}$ decays, which would eventually result in $\mathrm{V}_{\text {ADJ }}<\mathrm{V}_{\text {REF }}$. However, since in normal operation $\mathrm{V}_{\mathrm{ADJ}}=\mathrm{V}_{\mathrm{REF}}, \mathrm{V}_{\mathrm{OUT}}$ will become greater than zero volts. The process continues until $\mathrm{V}_{\text {control }}$ decays to $\mathrm{V}_{\text {REF }}+0.6 \mathrm{~V}$ and $\mathrm{V}_{\text {OUT }}$ reaches the desired value. This circuit requires a regulator with an enable function, (e.g., the MIC29152) because a small ( $<2 \mathrm{~V}$ ) spike is generated coincident with application of a step-function input voltage. Capacitor C1 and resistor R4 provide a short hold-off timing function that eliminates this spike.
Figure 6 illustrates the timing of this operation. The small initial delay (about 40 milliseconds) is the time interval during which $\mathrm{V}_{\text {ADJ }}>\mathrm{V}_{\text {REF }}$. Since $\mathrm{V}_{\text {IN }}$ is usually fairly consistent in value R3 may be chosen to minimize this delay. Note that if $R 3$ is calculated based on the minimum foreseen $V_{I N}$ (as described below), then higher values of $\mathrm{V}_{\mathrm{IN}}$ will produce additional delay before the turn-on ramp begins. Conversely, if $\mathrm{V}_{\text {IN (max }}$ is used for the calculation of R 3 , then lower values of $\mathrm{V}_{\mathbb{I N}}$ will not produce the desired turn-on characteristic; instead, there will be a small initial step-function prior to the desired turn-on ramp. Recovery from a momentarily shorted output is not addressed by this circuit, but interrupted input voltage is handled properly. Notice that the build-up of regulator output voltage differs from the waveforms of Figures 2 and 4 in that it is more ramp-like. This is because only an initial portion of the RC charge waveform is used; i.e., while $\mathrm{V}_{\text {CONTROL }}>\mathrm{V}_{\text {REF }}+0.6 \mathrm{~V}$. The actual time constant used for Figure 5 is 0.33 second, so $3 \tau$ is one second. As shown by Figure 6, this provides about 600 milliseconds of ramp time,


Figure 5. Slow Turn-On Without Pedestal Voltage


Figure 6. Turn-On Behavior of Figure 5
which corresponds to the first 60\% of the capacitor RC charge curve. R3 is calculated as follows:
at turn-on time force

$$
\mathrm{V}_{\mathrm{ADJ}}=1.5 \mathrm{~V} \quad \text { (just slightly higher than } \mathrm{V}_{\mathrm{REF}} \text { ) }
$$

then

$$
\mathrm{I}_{\mathrm{CONTROL}}=\frac{1.5 \mathrm{~V}}{\left(\frac{\mathrm{R} 1 \times \mathrm{R} 2}{\mathrm{R} 1+\mathrm{R} 2}\right)}
$$

and

$$
\mathrm{R} 3=\frac{\mathrm{V}_{\mathrm{IN} \text { min }}-0.6 \mathrm{~V}}{\mathrm{I}_{\mathrm{CONTROL}}}
$$

Since the MIC29152 is a low-dropout regulator, 6V was chosen for $\mathrm{V}_{\text {IN }}(\mathrm{min})$. This corresponds to the small (approximately 40 msec ) delay before the output begins to rise. With 7 V input the initial delay is considerably more noticeable.

## Application Hint 28

## OV to 25V Adjustable Regulator

by Jerry Kmetz

An adjustable power supply should provide a range that includes OV. However, as shown in Figure 1, a typical adjustable regulator does not facilitate adjustment to voltages lower than $\mathrm{V}_{\text {REF }}$ (the internal bandgap voltage). Feed-back-loop summing junction ADJ must be biased at $\mathrm{V}_{\text {REF }}$ to provide linear operation. The lowest output voltage available from this circuit is provided when $\mathrm{R} 1=0 \Omega$. For the MIC29152 LDO Regulator $\mathrm{V}_{\text {REF }}=1.24 \mathrm{~V} . \mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {REF }}(1+\mathrm{R} 1 / \mathrm{R} 2)$.
The circuit of Figure 2 provides adjustability down to OV by controlling the ground reference of the feedback divider. Moreover, it makes use of the internal bandgap reference to provide both accuracy and economy. Non-inverting amplifier A 2 senses $\mathrm{V}_{\mathrm{REF}}\left(\right.$ via $\left.\mathrm{V}_{\mathrm{ADJ}}\right)$ and provides a gain of just slightly more than unity. When R5 is adjusted to supply ground to voltage follower A1 then ground is also applied to the bottom of feedback voltage divider R1 and R2, and operation is
identical to the circuit of Figure 1 (adjusted to provide maximum output voltage). Conversely, when R5 is adjusted so the input to voltage follower A1 is taken directly from the output of amplifier A2 the bottom of voltage divider R1 and R2 is biased such that $\mathrm{V}_{\text {ADJ }}$ will equal $\mathrm{V}_{\text {REF }}$ when $\mathrm{V}_{\text {OUT }}$ is 0 V . Rotation of R5 results in a smooth variation of output voltage from 0 V to the upper design value, determined by R 1 and R 2 , again: $\mathrm{V}_{\mathrm{OUT}(\max )}=\mathrm{V}_{\mathrm{REF}}(1+\mathrm{R} 1 / \mathrm{R} 2)$.
The gain of amplifier A2 is $1+\mathrm{R} 4 / \mathrm{R} 3=1.05$, in this example. It is interesting to note that the portion of gain above unity is the reciprocal of the attenuation ratio afforded by feedback divider R1 and R2; i.e., R4/R3 $=1 /(R 1 / R 2)$. To provide optimal ratio matching, resistors R3 and R4 have been chosen to be the same values and types as their counterparts $R 1$ and $R 2$, respectively.


Figure 1. Typical Adjustable Regulator


Figure 2. OV-25V Adjustable Regulator

## Application Hint 29



## Protecting Super LDO ${ }^{\text {тм }}$ Regulator MOSFETs <br> by Jerry Kmetz

## The Problem

A momentary short can increase power dissipation in a MOSFET voltage regulator pass device to a catastrophic level. In the circuit of Figure 1, power dissipation in Q1 is approximately $\mathrm{V}_{\mathrm{DS}} \times \mathrm{I}_{\mathrm{OUT}}$, or $(5 \mathrm{~V}-3.3 \mathrm{~V}) \times 10 \mathrm{~A}=17 \mathrm{~W}$. If the output of the power supply is shorted it becomes

$$
\left(V_{I N} / R_{D S(o n)}\right)^{2} \times R_{D S(o n)},
$$

or an unworkable

$$
(5 \mathrm{~V} / 0.028 \Omega)^{2} \times 0.028 \Omega=892 \mathrm{~W}
$$

Even the most conservative heat-sink design will not save the MOSFET.
The Micrel MIC5156, MIC5157, and MIC5158 Super LDO™ Regulator Controllers offer two features that can be used to save the pass device. The first feature is a current limit capability (not implemented in Figure 1). Output current can be limited at a user-defined value, but the function is not the classic foldback scheme. While fixed-value current limiting can reduce shorted-output power dissipation to a manageable level, the additional dissipation imposed by the short can still damage the pass device. When considerable voltage is being dropped by the pass device the short-circuit power dissipation becomes dramatically high.
The second feature offered by the MIC5156/7/8 parts is an error flag. This is an open-collector output which generates a signal if the output voltage is approximately $6 \%$ or more lower than the intended value. Since this flag output is asserted logic low in the event of a shorted output, it can be used to
control the enable-input pin of the regulator. The regulator can be immediately disabled upon detection of a low-voltage condition.

## An Example

Figure 2 implements both the current-limit capability and a control scheme for dealing with shorted outputs. The $2.3 \mathrm{~m} \Omega$ resistor $R_{S}$ provides for current limiting at about 15A. The current-limit threshold voltage of the MIC5158 is about 0.035 V , and $0.035 \mathrm{~V} / 15 \mathrm{~A}=2.3 \mathrm{mV}$. See Application Hint 25 for information on building such resistors using circuit board copper. Since a shorted output may be momentary, the circuitry built around U1 automatically restarts the regulator when a short is removed. Existence of a shorted output is continually monitored; the system will protect the pass device for an indefinite time. When a short exists the regulator is enabled for a very brief interval and disabled for a much longer interval; power dissipation is reduced by this duty cycle, which can be arbitrarily designed.

## Circuit Description

Schmitt-trigger NAND gate A is used to control a gated oscillator (gate B). Resistors R5 and R6, diode D3, and capacitor C5 provide oscillator timing. With the values shown the enable time is about $110 \mu \mathrm{~s}$ approximately every 2.25 ms . This provides a healthy 1:20 on/off ratio ( $5 \%$ duty cycle) for reducing power dissipated by the pass device. Diode D2 keeps C5 discharged until gate A enables the oscillator. This assures that oscillation will begin with a full-width short enable pulse. Different enable and/or disable time(s) may be


Figure 1. Simple 10A, 5V to 3.3V, Voltage Regulator
appropriate for some applications. Enable time is approximately $\mathrm{k} 1 \times \mathrm{R} 5 \times \mathrm{C} 5$; disable time is approximately $\mathrm{k} 2 \times \mathrm{R} 6 \times \mathrm{C} 5$. Constants k 1 and k 2 are determined primarily by the two threshold voltages ( $\mathrm{V}_{T}+$ and $\mathrm{V}_{T}-$ ) of Schmitt-trigger gate B . Values fork1 and k2 (empirically derived from a breadboard) are 0.33 and 0.23 , respectively. Component tolerances were ignored.

## Getting Started

The MIC5158 produces a brief logic-low error-flag output at start-up because when first enabled the output voltage is zero. Notice that the protection circuitry provides a system enable input. Use of this input is optional; it should be tied to $\mathrm{V}_{\mathrm{IN}}$ if not required. Since the output of gate B is logic high when the oscillator is disabled, a logic-high system enable input enables the MIC5158, which immediately produces the brief logic-low flag output mentioned above. Since the power supply output may or may not be shorted, it is desirable to wait and see. The required wait-delay timing is implemented by Resistor R4, capacitor C4, and diode D1. The leading-edge of the regulator enable signal is delayed (before application
to gate A) for about 4 ms , to attempt to span the width of the logic-low flag that is generated during a normal (non-shorted) regulator start-up. Providing enough delay time to span the time of the flag may not always be practical, especially when starting with high-capacitance loads. If the logic-low flag is longer than the delayed enable input to gate A , the oscillator will cycle through its on/off duty cycle and the circuit will again attempt a normal start-up. This will result in a slowing of the regulator turn-on, but this is not usually objectionable because it reduces turn-on surge currents.
After start-up the logic-high inputs to gate A hold the oscillator off and the system remains enabled as long as no error flag is generated. If the flag is generated due to a short, the MIC5158 remains enabled only for the time of the oscillator enable pulse and is then immediately disabled for the duration of the oscillator cycle. As long as the short exists the oscillator runs and the system monitors the flag to detect removal of the short; meanwhile the MOSFET is protected, and the system again starts when the short is removed.


Figure 2. Short-Circuit Protected 10A Regulator

## Section 4: Switch-Mode Voltage Regulators

Switch-Mode Regulator Selection Guide ..... 4-2
MIC2171 100kHz 2.5A Switching Regulators ..... 4-3
MIC2172/3172 100kHz 1.25A Switching Regulators ..... 4-13
MIC2177 2.5A Synchronous Buck Regulator ..... 4-29
MIC2178 2.5A Synchronous Buck Regulator ..... 4-39
MIC2179 2A Synchronous Buck Regulator ..... 4-52
MIC2570 Two-Cell Switching Regulator ..... 4-62
MIC2571 Single-Cell Switching Regulator ..... 4-76
LM2574 52kHz Simple 0.5A Buck Voltage Regulator ..... 4-87
MIC4574 200kHz Simple 0.5A Buck Voltage Regulator ..... 4-92
LM2575 52kHz Simple 1A Buck Voltage Regulator ..... 4-99
MIC4575 200kHz Simple 1A Buck Voltage Regulator ..... 4-106
LM2576 52kHz Simple 3A Buck Voltage Regulator ..... 4-120
MIC4576 200kHz Simple 3A Buck Voltage Regulator ..... 4-128
MIC3832/3833 Current-Fed PWM Controllers ..... 4-135
MIC38C/HC42/43/44/45 BiCMOS Current-Mode PWM Controller ..... 4-145
Design Solution 1: 200kHz Switching Regulator Reduces Board Space ..... 4-153
Application Note 13: 52kHz LM2574/5/6 Family Design Guide ..... 4-155
Application Note 14: 200kHz MIC4574/5/6 Family Design Guide ..... 4-159
Application Note 15: Practical Switching Regulator Circuits ..... 4-163
Application Hint 11: 500kHz 30W Off-Line Switching Power Supply ..... 4-191
Application Hint 12: Designing with the MIC3832/3833 ..... 4-193
Application Hint 14: Current-Fed Push-Pull SMPS using the MIC3833 ..... 4-197 Selection Guide

| Device | Input Voltage Range | Preferred Topology | Maximum Switch Current | Control Mode | Frequency | Features |  |  |  | Package |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  | Front <br> Edge <br> Blanking | Shut- <br> down <br> or <br> Sync <br> (s) | Over <br> Current <br> Shutdown <br> Current <br> Limit | Thermal Protecttion |  |
| MIC2171 <br> adjustable | 3 V to 40V | Boost | 2.5A | Current | 100kHz |  | - |  | - | $\begin{aligned} & \hline \text { TO-220 } \\ & \text { TO-263 } \end{aligned}$ |
| MIC2172 <br> adjustable <br> MIC3172 <br> adjustable | 3 V to 40 V 3 V to 40 V | Boost <br> Boost | $\begin{aligned} & 1.25 \mathrm{~A} \\ & 1.25 \mathrm{~A} \end{aligned}$ | Current <br> Current | $\begin{aligned} & 100 \mathrm{kHz} \\ & 100 \mathrm{kHz} \end{aligned}$ |  | (s) |  |  | $\begin{aligned} & \hline \text { P-DIP } \\ & \text { SOIC } \end{aligned}$ |
| MIC2177 <br> $3.3 \mathrm{~V}, 5.0 \mathrm{~V}$, <br> adjustable | 4.5 V to 18 V | Buck | 2.5A | Current | 200 kHz |  | -(s) | - | - | SOIC |
| $\begin{gathered} \text { MIC2178 } \\ \text { 3.3V, 5.0V, } \\ \text { adjustable } \\ \hline \end{gathered}$ | 4.5 V to 18 V | Buck | 2.5A | Current | 200 kHz |  | -(s) | - | - | SOIC |
| $\begin{aligned} & \text { MIC2179 } \\ & \text { 3.3V, 5.0V, } \\ & \text { adjustable } \end{aligned}$ | 4.5 V to 18 V | Buck | 1.5A | Current | 200kHz |  | -(s) | - | - | SSOP |
| $\begin{gathered} \hline \text { MIC2570 } \\ \text { 2.85/3.3/5V } \\ \text { select., adj. } \end{gathered}$ | 1.3 V to 15 V | Boost | 1A | Skip Mode | 20 kHz |  | (s) | - |  | SOIC |
| $\begin{gathered} \text { MIC2571 } \\ \text { 2.85/3.3/5V } \\ \text { select.,adj. } \end{gathered}$ | 0.9 V to 15 V | Boost | 1A | Skip Mode | 20 kHz |  | (s) | - |  | MM8 ${ }^{\text {™ }}$ |
| $\begin{gathered} \text { LM2574 } \\ 3.3 \mathrm{~V}, 5.0 \mathrm{~V}, \\ 12 \mathrm{~V}, \mathrm{adj} . \end{gathered}$ | 4 V to 40V | Buck | 0.5A | Voltage | 52 kHz |  | - | - | - | $\begin{aligned} & \hline \text { P-DIP } \\ & \text { SOIC } \end{aligned}$ |
| MIC4574 <br> $3.3 \mathrm{~V}, 5.0 \mathrm{~V}$, adjustable | 4V to 24V | Buck | 0.5A | Voltage | 200kHz |  | - | - | - | $\begin{aligned} & \hline \text { P-DIP } \\ & \text { SOIC } \end{aligned}$ |
| $\begin{gathered} \hline \text { LM2575 } \\ 3.3 \mathrm{~V}, 5.0 \mathrm{~V}, \\ 12 \mathrm{~V}, \\ \text { adjustable } \\ \hline \end{gathered}$ | 4V to 40V | Buck | 1A | Voltage | 52 kHz |  | - | - | - | $\begin{aligned} & \hline \text { TO-220 } \\ & \text { TO-263 } \\ & \text { P-DIP } \\ & \text { SOIC } \\ & \hline \end{aligned}$ |
| $\begin{aligned} & \text { MIC4575 } \\ & \text { 3.3V, 5.0V, } \\ & \text { adjustable } \end{aligned}$ | 4V to 24V | Buck | 1A | Voltage | 200kHz |  | - | - | - | $\begin{aligned} & \hline \text { TO-220 } \\ & \text { TO-263 } \end{aligned}$ |
| $\begin{gathered} \text { LM2576 } \\ 3.3 \mathrm{~V}, 5.0 \mathrm{~V}, \\ 12 \mathrm{~V}, \mathrm{adj} . \end{gathered}$ | 4V to 40V | Buck | 3 A | Voltage | 52 kHz |  | - | - | - | $\begin{aligned} & \text { TO-220 } \\ & \text { TO-263 } \end{aligned}$ |
| $\begin{gathered} \hline \text { MIC4576 } \\ \text { 3.3V, 5.0V, } \\ \text { adjustable } \\ \hline \end{gathered}$ | 4 V to 36 V | Buck | 3 A | Voltage | 200kHz |  | - | - | - | $\begin{aligned} & \hline \text { TO-220 } \\ & \text { TO-263 } \end{aligned}$ |
| MIC3832/33 | 8.3 V to 21 V | Current-Fed Push-Pull | external FET | Current or Voltage | 500 kHz | - | - | - |  | P-DIP CerDIP SOIC |
| $\begin{gathered} \hline \text { MIC38xC42/ } \\ 43 / 44 / 45 \end{gathered}$ | 8.4 V to 20 V | Flyback | external FET | Current | 500 kHz |  |  | - |  | P-DIP CerDIP SOIC MM8 ${ }^{\text {TM }}$ |

MIC2171
100kHz 2.5A Switching Regulator
Preliminary Information

## General Description

The MIC2171 is a complete 100 kHz SMPS current-mode controller with an internal 65V 2.5A power switch.

Although primarily intended for voltage step-up applications, the floating switch architecture of the MIC2171 makes it practical for step-down, inverting, and Cuk configurations as well as isolated topologies.
Operating from 3 V to 40 V , the MIC2171 draws only 7 mA of quiescent current, making it attractive for battery operated supplies.

The MIC2171 is available in a 5-pin TO-220 or TO-263 for $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ operation.

## Features

- $2.5 \mathrm{~A}, 65 \mathrm{~V}$ internal switch rating
- 3V to 40 V input voltage range
- Current-mode operation, 2.5A peak
- Internal cycle-by-cycle current limit
- Thermal shutdown
- Twice the frequency of the LM2577
- Low external parts count
- Operates in most switching topologies
- 7 mA quiescent current (operating)
- Fits LT1171/LM2577 TO-220 and TO-263 sockets


## Applications

- Laptop/palmtop computers
- Battery operated equipment
- Hand-held instruments
- Off-line converter up to 50W (requires external power switch)
- Predriver for higher power capability


## Typical Applications



* Locate near MIC2171 when supply leads > 2"

* Optional voltage clipper (may be req'd if T1 leakage inductance too high)

Figure 1.
MIC2171 5V to 12V Boost Converter

Figure 2.
MIC2171 5V Flyback Converter

## Ordering Information

| Part Number | Temperature Range | Package |
| :--- | :---: | :---: |
| MIC2171BT | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 5-lead TO-220 |
| MIC2171BU | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 5-lead TO-263 |

## Pin Configuration



Tab GND


Tab GND

## Pin Description

| Pin Number | Pin Name | Pin Function |
| :---: | :---: | :--- |
| 1 | COMP | Frequency Compensation: Output of transconductance-type error amplifier. <br> Primary function is for loop stabilization. Can also be used for output voltage <br> soft-start and current limit tailoring. |
| 2 | FB | Feedback: Inverting input of error amplifier. Connect to external resistive <br> divider to set power supply output voltage. |
| 3 | GND | Ground: Connect directly to the input filter capacitor for proper operation <br> (see applications info). |
| 4 | SW | Power Switch Collector: Collector of NPN switch. Connect to external <br> inductor or input voltage depending on circuit topology. |
| 5 | IN | Supply Voltage: 3.0 V to 40V |

## Absolute Maximum Ratings

Input Voltage ( $\mathrm{V}_{\mathrm{IN}}$ ) ...................................................... 40 V
Switch Voltage ( $\mathrm{V}_{\mathrm{SW}}$ ) ................................................... 65 V
Feedback Voltage (transient, 1 ms ) ( $\mathrm{V}_{\mathrm{FB}}$ ) $. . . . . . . . . . . . . . . . . . ~ \pm 15 \mathrm{~V}$
Operating Temperature Range ..................... -40 to $+85^{\circ} \mathrm{C}$

Junction Temperature ............................... $-55^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
Thermal Resistance
$\theta_{\text {JA }}$ 5-lead TO-220, Note 1................................. $45^{\circ} \mathrm{C} / \mathrm{W}$
$\theta_{\text {JA }} 5$-lead TO-263, Note 2................................. $45^{\circ} \mathrm{C} / \mathrm{W}$
Storage Temperature .............................. $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Soldering (10 sec.)
$+300^{\circ} \mathrm{C}$

## Electrical Characteristics

$\mathrm{V}_{\text {IN }}=5 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, bold values indicate $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}$; unless noted.

| Parameter | Conditions | Min | Typ | Max | Units |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Reference Section | $\mathrm{V}_{\mathrm{COMP}}=1.24 \mathrm{~V}$ | 1.220 | 1.240 | 1.264 | V |
| Feedback Voltage $\left(\mathrm{V}_{\mathrm{FB}}\right)$ | $\mathbf{1 . 2 1 4}$ |  | $\mathbf{1 . 2 7 4}$ | V |  |
| Feedback Voltage | $3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq 40 \mathrm{~V}$ |  | .06 |  | $\% / \mathrm{V}$ |
| Line Regulation | $\mathrm{V}_{\mathrm{COMP}}=1.24 \mathrm{~V}$ |  |  |  |  |
| Feedback Bias Current $\left(\mathrm{I}_{\mathrm{FB}}\right)$ | $\mathrm{V}_{\mathrm{FB}}=1.24 \mathrm{~V}$ |  | 310 | 750 | nA |
|  |  |  | $\mathbf{1 1 0 0}$ | nA |  |

## Error Amplifier Section

| Transconductance $\left(\mathrm{g}_{\mathrm{m}}\right)$ | $\Delta \mathrm{I}_{\mathrm{COMP}}= \pm 25 \mu \mathrm{~A}$ | 3.0 | 3.9 | 6.0 | $\mu \mathrm{~A} / \mathrm{mV}$ |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathbf{2 . 4}$ |  | $\mathbf{7 . 0}$ | $\mu \mathrm{A} / \mathrm{mV}$ |  |  |
| Voltage Gain $\left(\mathrm{A}_{\mathrm{V}}\right)$ | $0.9 \mathrm{~V} \leq \mathrm{V}_{\mathrm{COMP}} \leq 1.4 \mathrm{~V}$ | 400 | 800 | 2000 | $\mathrm{~V} / \mathrm{V}$ |
| Output Current | $\mathrm{V}_{\mathrm{COMP}}=1.5 \mathrm{~V}$ | 125 | 175 | 350 | $\mu \mathrm{~A}$ |
|  |  | $\mathbf{1 0 0}$ |  | $\mathbf{4 0 0}$ | $\mu \mathrm{~A}$ |
| Output Swing | High Clamp, $\mathrm{V}_{\mathrm{FB}}=1 \mathrm{~V}$ | 1.8 | 2.1 | 2.3 | V |
|  | Low Clamp, $\mathrm{V}_{\mathrm{FB}}=1.5 \mathrm{~V}$ | 0.25 | 0.35 | 0.52 | V |
| Compensation Pin | Duty Cycle $=0$ | 0.8 | 0.9 | 1.08 | V |
| Threshold |  | $\mathbf{0 . 6}$ |  | $\mathbf{1 . 2 5}$ | V |

Output Switch Section

| ON Resistance | $\mathrm{I}_{\mathrm{SW}}=2 \mathrm{~A}, \mathrm{~V}_{\mathrm{FB}}=0.8 \mathrm{~V}$ |  | 0.37 | 0.50 |
| :--- | :--- | :---: | :---: | :---: |
|  |  |  | $\Omega$ |  |
| Current Limit | Duty Cycle $=50 \%, \mathrm{~T}_{J} \geq 25^{\circ} \mathrm{C}$ | 2.5 | 3.6 | 5 |
|  | 2.5 | 4.0 | 5.5 | A |
|  | Duty Cycle $=50 \%, \mathrm{~T}_{J}<25^{\circ} \mathrm{C}$ | 2.0 | 3.0 | 5 |
| Breakdown Voltage $(\mathrm{BV})$ | Duty Cycle $=80 \%$, Note 3 | $\mathbf{A}$ | 75 |  |

## Oscillator Section

| Frequency (f $\mathrm{f}_{\mathrm{O}}$ ) |  | 88 | 100 | 112 | kHz |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Duty Cycle [ $\delta(\max )]$ |  | 85 |  | $\mathbf{1 1 5}$ | kHz |

## Input Supply Voltage Section

| Minimum Operating Voltage |  |  | 2.7 | 3.0 |
| :--- | :--- | :---: | :---: | :---: |
| Quiescent Current $\left(I_{Q}\right)$ | $3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq 40 \mathrm{~V}, \mathrm{~V}_{\mathrm{COMP}}=0.6 \mathrm{~V}, \mathrm{I}_{\mathrm{SW}}=0$ | V |  |  |
| Supply Current Increase $\left(\Delta \mathrm{I}_{\mathrm{IN}}\right)$ | $\Delta \mathrm{I}_{\mathrm{SW}}=2 \mathrm{~A}, \mathrm{~V}_{\mathrm{COMP}}=1.5 \mathrm{~V}$, during swich on-time | 7 | 9 | mA |

## General Note Devices are ESD sensitive. Handling precautions required.

Note 1 Mounted vertically, no external heat sink, 1/4 inch leads soldered to PC board containing approximently 4 inch squared copper area surrounding leads.
Note 2 All ground leads soldered to approximently 2 inches squared of horizontal PC board copper area.
Note 3 For duty cycles ( $\delta$ ) between $50 \%$ and $95 \%$, minimum guaranteed switch current is $\mathrm{I}_{\mathrm{CL}}=1.66(2-\delta) \mathrm{Amp}(\mathrm{Pk})$.

## Typical Performance Characteristics













## Block Diagram MIC2171



## Functional Description

## Refer to "Block Diagram MIC2171".

## Internal Power

The MIC2171 operates when $\mathrm{V}_{\text {IN }}$ is $\geq 2.6 \mathrm{~V}$. An internal 2.3 V regulator supplies biasing to all internal circuitry including a precision 1.24 V band gap reference.

## PWM Operation

The 100 kHz oscillator generates a signal with a duty cycle of approximately $90 \%$. The current-mode comparator output is used to reduce the duty cycle when the current amplifier output voltage exceeds the error amplifier output voltage. The resulting PWM signal controls a driver which supplies base current to output transistor Q1.

## Current-Mode Advantages

The MIC2171 operates in current mode rather than voltage mode. There are three distinct advantages to this technique. Feedback loop compensation is greatly simplified because inductor current sensing removes a pole from the closed loop
response. Inherent cycle-by-cycle current limiting greatly improves the power switch reliability and provides automatic output current limiting. Finally, current-mode operation provides automatic input voltage feed forward which prevents instantaneous input voltage changes from disturbing the output voltage setting.

## Anti-Saturation

The anti-saturation diode (D1) increases the usable duty cycle range of the MIC2171 by eliminating the base to collector stored charge which would delay Q1's turnoff.

## Compensation

Loop stability compensation of the MIC2171 can be accomplished by connecting an appropriate network from either COMP to circuit ground (see typical Applications) or COMP to FB.

The error amplifier output (COMP) is also useful for soft start and current limiting. Because the error amplifier output is a transconductance type, the output impedance is relatively high which means the output voltage can be easily clamped or adjusted externally.

## Applications Information

## Soft Start

A diode-coupled capacitor from COMP to circuit ground slows the output voltage rise at turn on (Figure 3).


Figure 3. Soft Start
The additional time it takes for the error amplifier to charge the capacitor corresponds to the time it takes the output to reach regulation. Diode D1 discharges C 1 when $\mathrm{V}_{\mathrm{IN}}$ is removed.

## Current Limit



Note: Input and output returns not common.

Figure 4. Current Limit
The maximum current limit of the MIC2171 can be reduced by adding a voltage clamp to the COMP output (Figure 4). This feature can be useful in applications requiring either a complete shutdown of Q1's switching action or a form of current fold-back limiting. This use of the COMP output does not disable the oscillator, amplifiers or other circuitry, therefore the supply current is never less than approximately 5 mA .

## Thermal Management

Although the MIC2171 family contains thermal protection circuitry, for best reliability, avoid prolonged operation with junction temperatures near the rated maximum.

The junction temperature is determined by first calculating the power dissipation of the device. For the MIC2171, the total power dissipation is the sum of the device operating losses and power switch losses.

The device operating losses are the dc losses associated with biasing all of the internal functions plus the losses of the power switch driver circuitry. The dc losses are calculated from the supply voltage ( $\mathrm{V}_{\text {IN }}$ ) and device supply current ( $\mathrm{I}_{\mathrm{Q}}$ ). The MIC2171 supply current is almost constant regardless of the supply voltage (see "Electrical Characteristics"). The driver section losses (not including the switch) are a function of supply voltage, power switch current, and duty cycle.

$$
P_{\text {(bias+driver) }}=\left(\mathrm{V}_{\mathbb{I N}} \mathrm{I}_{\mathrm{Q}}\right)+\left(\mathrm{V}_{\mathbb{N}(\text { min })} \times \mathrm{I}_{\mathrm{SW}} \times \Delta \Delta_{\mathrm{IN}_{N}}\right)
$$

where:

$$
\begin{aligned}
& \mathrm{P}_{(\text {bias }+ \text { driver })}=\text { device operating losses } \\
& \left.\mathrm{V}_{I N(\text { min })}\right) \\
& \mathrm{I}_{\mathrm{Q}}=\text { typical voltage quiescent supply current } \\
& \mathrm{I}_{\mathrm{IL}}=\mathrm{V}_{\mathrm{SW}} \\
& \Delta_{\mathrm{I}_{\mathrm{N}}}=\text { typer swical supply current limit }
\end{aligned}
$$

As a practical example refer to Figure 1.

$$
\begin{aligned}
& \mathrm{V}_{\mathrm{IN}}=5.0 \mathrm{~V} \\
& \mathrm{I}_{\mathrm{Q}}=0.007 \mathrm{~A} \\
& \mathrm{I}_{\mathrm{CL}}=2.21 \mathrm{~A} \\
& \delta=66.2 \%(0.662)
\end{aligned}
$$

Then:

$$
\begin{aligned}
& V_{\operatorname{IN}(\min )}=5-(2.21 \times 0.37)=4.18 \mathrm{~V} \\
& P_{(\text {bias }+ \text { driver })}=(5 \times 0.007)+(4.18 \times 2.21 \times .009) \\
& P_{(\text {bias }+ \text { driver })}=0.1 \mathrm{~W}
\end{aligned}
$$

Power switch dissipation calculations are greatly simplified by making two assumptions which are usually fairly accurate. First, the majority of losses in the power switch are due to on-losses. To find these losses, assign a resistance value to the collector/emitter terminals of the device using the saturation voltage versus collector current curves (see Typical Performance Characteristics). Power switch losses are calculated by modeling the switch as a resistor with the switch duty cycle modifying the average power dissipation.

$$
P_{S W}=\left(I_{S W}\right)^{2} R_{S W} \delta
$$

where:
$\delta=$ duty cycle

$$
\begin{aligned}
& \delta=\frac{V_{\mathrm{OUT}}+\mathrm{V}_{\mathrm{F}}-\mathrm{V}_{\mathrm{IN}(\text { min })}}{\mathrm{V}_{\mathrm{OUT}}+\mathrm{V}_{\mathrm{F}}} \\
& \mathrm{~V}_{\mathrm{SW}}=\mathrm{I}_{\mathrm{CL}}\left(\mathrm{R}_{\mathrm{SW}}\right) \\
& \mathrm{V}_{\mathrm{OUT}}=\text { output voltage } \\
& \mathrm{V}_{\mathrm{F}}=\mathrm{D} 1 \text { forward voltage drop at } \mathrm{I}_{\mathrm{OUT}}
\end{aligned}
$$

From the Typical performance Characteristics:

$$
\mathrm{R}_{\mathrm{SW}}=0.37 \Omega
$$

Then:

$$
\begin{aligned}
& P_{S W}=(2.21)^{2} \times 0.37 \times 0.662 \\
& P_{\text {SW }}=1.2 \mathrm{~W} \\
& P_{\text {(total) }}=1.2+0.1 \\
& P_{\text {(total) }}=1.3 \mathrm{~W}
\end{aligned}
$$

The junction temperature for any semiconductor is calculated using the following:

$$
\mathrm{T}_{\mathrm{J}}=\mathrm{T}_{\mathrm{A}}+\mathrm{P}_{\text {(total) }} \theta_{\mathrm{JA}}
$$

Where:
$T_{J}=$ junction temperature
$\mathrm{T}_{\mathrm{A}}=$ ambient temperature (maximum)
$P_{(\text {total })}=$ total power dissipation
$\theta_{\mathrm{JA}}=$ junction to ambient thermal resistance
For the practical example:

$$
\begin{aligned}
& \mathrm{T}_{\mathrm{A}}=70^{\circ} \mathrm{C} \\
& \theta_{\mathrm{JA}}=45^{\circ} \mathrm{C} / \mathrm{W}(\mathrm{TO}-220)
\end{aligned}
$$

Then:

$$
\begin{aligned}
& \mathrm{T}_{J}=70+(1.24 \times 45) \\
& \mathrm{T}_{J}=126^{\circ} \mathrm{C}
\end{aligned}
$$

This junction temperature is below the rated maximum of $150^{\circ} \mathrm{C}$.

## Grounding

Refer to Figure 5. Heavy lines indicate high current paths.


Figure 5. Single Point Ground
A single point ground is strongly recommended for proper operation.
The signal ground, compensation network ground, and feedback network connections are sensitive to minor voltage variations. The input and output capacitor grounds and power ground conductors will exhibit voltage drop when carrying large currents. Keep the sensitive circuit ground traces separate from the power ground traces. Small voltage variations applied to the sensitive circuits can prevent the MIC2171 or any switching regulator from functioning properly.

## Boost Conversion

Refer to Figure 1 for a typical boost conversion application where a +5 V logic supply is available but +12 V at 0.25 A is required.
The first step in designing a boost converter is determining whether inductor L1 will cause the converter to operate in either continuous or discontinuous mode. Discontinuous
mode is preferred because the feedback control of the converter is simpler.
When L1 discharges its current completely during the MIC2171 off-time, it is operating in discontinuous mode.

L1 is operating in continuous mode if it does not discharge completely before the MIC2171 power switch is turned on again.

## Discontinuous Mode Design

Given the maximum output current, solve equation (1) to determine whether the device can operate in discontinuous mode without initiating the internal device current limit.

$$
\begin{equation*}
\mathrm{I}_{\mathrm{OUT}} \leq \frac{\left(\frac{\mathrm{I}_{\mathrm{CL}}}{2}\right) \mathrm{V}_{\mathrm{IN}(\text { min })} \delta}{\mathrm{V}_{\mathrm{OUT}}} \tag{1}
\end{equation*}
$$

$$
\begin{equation*}
\delta=\frac{V_{\text {OUT }}+V_{F}-V_{I N(\text { min })}}{V_{O U T}+V_{F}} \tag{1a}
\end{equation*}
$$

Where:

$$
\begin{aligned}
& \mathrm{I}_{\mathrm{CL}}=\text { internal switch current limit } \\
& \quad \mathrm{I}_{\mathrm{CL}}=2.5 \mathrm{~A} \text { when } \delta<50 \% \\
& \quad \mathrm{I}_{\mathrm{CL}}=1.67(2-\delta) \text { when } \delta \geq 50 \% \\
& \quad \text { (Refer to Electrical Characteristics.) } \\
& \mathrm{I}_{\mathrm{OUT}}=\text { maximum output current } \\
& \mathrm{V}_{\mathrm{IN}(\text { min })}=\text { minimum input voltage }=\mathrm{V}_{\mathrm{IN}}-\mathrm{V}_{\mathrm{SW}} \\
& \delta=\text { duty cycle } \\
& \mathrm{V}_{\mathrm{OUT}}=\text { required output voltage } \\
& \mathrm{V}_{\mathrm{F}}=\mathrm{D} 1 \text { forward voltage drop }
\end{aligned}
$$

For the example in Figure 1.

$$
\begin{aligned}
& \mathrm{I}_{\mathrm{OUT}}=0.25 \mathrm{~A} \\
& \mathrm{I}_{\mathrm{CL}}=1.67(2-0.662)=2.24 \mathrm{~A} \\
& \mathrm{~V}_{\text {IN }(\text { min })}=4.18 \mathrm{~V} \\
& \delta=0.662 \\
& \mathrm{~V}_{\text {OUT }}=12.0 \mathrm{~V} \\
& \mathrm{~V}_{\mathrm{F}}=0.36 \mathrm{~V}\left(@ .26 \mathrm{~A}, 70^{\circ} \mathrm{C}\right)
\end{aligned}
$$

Then:

$$
\begin{aligned}
& \mathrm{I}_{\mathrm{OUT}} \leq \frac{\left(\frac{2.235}{2}\right) \times 4.178 \times 0.662}{12} \\
& \mathrm{I}_{\mathrm{OUT}} \leq 0.258 \mathrm{~A}
\end{aligned}
$$

This value is greater than the 0.25 A output current requirement, so we can proceed to find the minimum inductance value of L 1 for discontinuous operation at $\mathrm{P}_{\text {OUT }}$.
(2) $\mathrm{L} 1 \geq \frac{\left(\mathrm{V}_{\text {IN }} \delta\right)^{2}}{2 \mathrm{P}_{\mathrm{OUT}} \mathrm{f}_{\mathrm{SW}}}$

Where:

$$
\begin{aligned}
& \mathrm{P}_{\text {OUT }}=12 \times 0.25=3 \mathrm{~W} \\
& \mathrm{f}_{\mathrm{SW}}=1 \times 10^{5} \mathrm{~Hz}(100 \mathrm{kHz})
\end{aligned}
$$

For our practical example:

$$
\begin{aligned}
& \mathrm{L} 1 \geq \frac{(4.178 \times 0.662)^{2}}{2 \times 3.0 \times 1 \times 10^{5}} \\
& \mathrm{~L} 1 \geq 12.4 \mu \mathrm{H}(\text { use } 15 \mu \mathrm{H})
\end{aligned}
$$

Equation (3) solves for L1's maximum current value.

$$
\begin{equation*}
\mathrm{I}_{\mathrm{L} 1 \text { (peak })}=\frac{\mathrm{V}_{\mathrm{IN}} \mathrm{~T}_{\mathrm{ON}}}{\mathrm{~L} 1} \tag{3}
\end{equation*}
$$

Where:

$$
\begin{aligned}
& \mathrm{T}_{\mathrm{ON}}=\delta / \mathrm{f}_{\mathrm{SW}}=6.62 \times 10^{-6} \mathrm{sec} \\
& \mathrm{~L}_{\mathrm{L} 1 \text { (peak })}=\frac{4.178 \times 6.62 \times 10^{-6}}{15 \times 10^{-6}} \\
& \mathrm{~L}_{\mathrm{L} 1 \text { (peak) }}=1.84 \mathrm{~A}
\end{aligned}
$$

Use a $15 \mu \mathrm{H}$ inductor with a peak current rating of at least 2A.

## Flyback Conversion

Flyback converter topology may be used in low power applications where voltage isolation is required or whenever the input voltage can be less than or greater than the output voltage. As with the step-up converter the inductor (transformer primary) current can be continuous or discontinuous. Discontinuous operation is recommended.
Figure 2 shows a practical flyback converter design using the MIC2171.

## Switch Operation

During Q1's on time (Q1 is the internal NPN transistor-see block diagrams), energy is stored in T1's primary inductance. During Q1's off time, stored energy is partially discharged into C4 (output filter capacitor). Careful selection of a low ESR capacitor for C4 may provide satisfactory output ripple voltage making additional filter stages unnecessary.
C1 (input capacitor) may be reduced or eliminated if the MIC2171 is located near a low impedance voltage source.

## Output Diode

The output diode allows T1 to store energy in its primary inductance (D2 nonconducting) and release energy into C4 (D2 conducting). The low forward voltage drop of a Schottky diode minimizes power loss in D2.

## Frequency Compensation

A simple frequency compensation network consisting of R3 and C2 prevents output oscillations.
High impedance output stages (transconductance type) in the MIC2171 often permit simplified loop-stability solutions to be connected to circuit ground, although a more conventional technique of connecting the components from the error amplifier output to its inverting input is also possible.

## Voltage Clipper

Care must be taken to minimize T1's leakage inductance, otherwise it may be necessary to incorporate the voltage clipper consisting of D1, R4, and C3 to avoid second break-
down (failure) of the MIC2171's internal power switch.

## Discontinuous Mode Design

When designing a discontinuous flyback converter, first determine whether the device can safely handle the peak primary current demand placed on it by the output power. Equation (8) finds the maximum duty cycle required for a given input voltage and output power. If the duty cycle is greater than 0.8 , discontinuous operation cannot be used.

$$
\begin{equation*}
\delta \geq \frac{2 \mathrm{P}_{\mathrm{OUT}}}{\mathrm{I}_{\mathrm{CL}}\left(\mathrm{~V}_{\mathrm{IN}(\text { min })}-\mathrm{V}_{\mathrm{SW}}\right)} \tag{8}
\end{equation*}
$$

For a practical example let: (see Figure 2)

$$
\begin{aligned}
\mathrm{P}_{\text {OUT }}= & 5.0 \mathrm{~V} \times 0.5 \mathrm{~A}=2.5 \mathrm{~W} \\
\mathrm{~V}_{\mathrm{IN}}= & 4.0 \mathrm{~V} \text { to } 6.0 \mathrm{~V} \\
\mathrm{I}_{\mathrm{CL}}= & 2.5 \mathrm{~A} \text { when } \delta<50 \% \\
& 1.67(2-\delta) \text { when } \delta \geq 50 \%
\end{aligned}
$$

Then:

$$
\begin{aligned}
& \mathrm{V}_{\mathbb{I N ( \text { min } )}}=\mathrm{V}_{\mathbb{I N}}-\left(\mathrm{I}_{\mathrm{CL}} \times \mathrm{R}_{\mathrm{SW}}\right) \\
& \mathrm{V}_{\mathrm{IN}(\text { min })}=4-0.78 \mathrm{~V} \\
& \mathrm{~V}_{\mathrm{IN}(\text { min })}=3.22 \mathrm{~V} \\
& \delta \geq 0.74 \text { ( } 74 \%) \text {, less than } 0.8 \text { so discontinous is } \\
& \text { permitted. }
\end{aligned}
$$

A few iterations of equation (8) may be required if the duty cycle is found to be greater than $50 \%$.

Calculate the maximum transformer turns ratio a, or $\mathrm{N}_{\mathrm{PRI}} / \mathrm{N}_{\mathrm{SEC}}$, that will guarantee safe operation of the MIC2171 power switch.

$$
\begin{equation*}
\mathbf{a} \leq \frac{\mathrm{V}_{\mathrm{CE}} \mathrm{~F}_{\mathrm{CE}}-\mathrm{V}_{\mathrm{IN( } \mathrm{\max )}}}{\mathrm{~V}_{\mathrm{SEC}}} \tag{9}
\end{equation*}
$$

Where:
$\mathbf{a}=$ transformer maximum turns ratio
$\mathrm{V}_{\mathrm{CE}}=$ power switch collector to emitter maximum voltage
$\mathrm{F}_{\mathrm{CE}}=$ safety derating factor ( 0.8 for most commercial and industrial applications)

$$
\begin{aligned}
& \mathrm{V}_{\text {IN(max) }}=\text { maximum input voltage } \\
& \mathrm{V}_{\mathrm{SEC}}=\text { transformer secondary voltage }\left(\mathrm{V}_{\mathrm{OUT}}+\mathrm{V}_{\mathrm{F}}\right)
\end{aligned}
$$

For the practical example:

$$
\begin{aligned}
& \mathrm{V}_{\mathrm{CE}}=65 \mathrm{~V} \text { max. for the MIC2171 } \\
& \mathrm{F}_{\mathrm{CE}}=0.8 \\
& \mathrm{~V}_{\mathrm{SEC}}=5.6 \mathrm{~V}
\end{aligned}
$$

Then:

$$
\begin{aligned}
& \mathbf{a} \leq \frac{65 \times 0.8-6.0}{5.6} \\
& \mathbf{a} \leq 8.2\left(N_{\text {PRI }} / N_{\text {SEC }}\right)
\end{aligned}
$$

Next, calculate the maximum primary inductance required to store the needed output energy with a power switch duty cycle of $55 \%$.
(10) $\mathrm{L}_{\mathrm{PRI}} \geq \frac{0.5 \mathrm{f}_{\mathrm{SW}} \mathrm{V}_{\mathrm{IN}(\text { min })}{ }^{2} \mathrm{~T}_{\mathrm{ON}}{ }^{2}}{\mathrm{P}_{\mathrm{OUT}}}$

Where:

$$
\begin{aligned}
& \mathrm{L}_{\mathrm{PRI}}=\text { maximum primary inductance } \\
& \mathrm{f}_{\mathrm{SW}}=\text { device switching frequency }(100 \mathrm{kHz}) \\
& \mathrm{V}_{\mathrm{IN( } \mathrm{~min} \mathrm{)}}=\text { minimum input voltage } \\
& \mathrm{T}_{\mathrm{ON}}=\text { power switch on time }
\end{aligned}
$$

Then:

$$
\begin{aligned}
& \mathrm{L}_{\text {PRI }} \geq \frac{0.5 \times 1 \times 10^{5} \times(3.22)^{2} \times\left(7.4 \times 10^{-6}\right)^{2}}{2.5} \\
& \mathrm{~L}_{\text {PRI }} \geq 11.4 \mu \mathrm{H}
\end{aligned}
$$

Use an $12 \mu \mathrm{H}$ primary inductance to overcome circuit inefficiencies.

To complete the design the inductance value of the secondary is found which will guarantee that the energy stored in the transformer during the power switch on time will be completed discharged into the output during the off-time. This is necessary when operating in discontinuous-mode.

$$
\begin{equation*}
\mathrm{L}_{\mathrm{SEC}} \leq \frac{0.5 \mathrm{f}_{\mathrm{SW}} \mathrm{~V}_{\mathrm{SEC}}^{2} \mathrm{~T}_{\mathrm{OFF}}^{2}}{\mathrm{P}_{\mathrm{OUT}}} \tag{11}
\end{equation*}
$$

Where:

$$
\begin{aligned}
& \mathrm{L}_{\text {SEC }}=\text { maximum secondary inductance } \\
& \mathrm{T}_{\mathrm{OFF}}=\text { power switch off time }
\end{aligned}
$$

Then:

$$
\begin{aligned}
& \mathrm{L}_{\mathrm{SEC}} \leq \frac{0.5 \times 1 \times 10^{5} \times(5.41)^{2} \times\left(2.6 \times 10^{-6}\right)^{2}}{2.5} \\
& \mathrm{~L}_{\text {SEC }} \leq 7.9 \mu \mathrm{H}
\end{aligned}
$$

Finally, recalculate the transformer turns ratio to insure that it is less than the value earlier found in equation (9).

$$
\begin{equation*}
a \leq \sqrt{\frac{\mathrm{L}_{\mathrm{PRI}}}{\mathrm{~L}_{\mathrm{SEC}}}} \tag{12}
\end{equation*}
$$

Then:

$$
\mathbf{a} \leq \sqrt{\frac{11.4}{7.9}}=1.20
$$

This ratio is less than the ratio calculated in equation (9). When specifying the transformer it is necessary to know the primary peak current which must be withstood without saturating the transformer core.

$$
\begin{equation*}
\mathrm{I}_{\text {PEAK(pri) }}=\frac{\mathrm{V}_{\mathrm{IN( } \mathrm{~min} \mathrm{)}} \mathrm{~T}_{\mathrm{ON}}}{\mathrm{~L}_{\text {PRI }}} \tag{13}
\end{equation*}
$$

So:

$$
\begin{aligned}
& \mathrm{I}_{\text {PEAK (pri) }}=\frac{3.22 \times 7.6 \times 10^{-6}}{12 \mu \mathrm{H}} \\
& \mathrm{I}_{\text {PEAK (pri) }}=2.1 \mathrm{~A}
\end{aligned}
$$

Now find the minimum reverse voltage requirement for the output rectifier. This rectifier must have an average current rating greater than the maximum output current of 0.5 A .

$$
\begin{equation*}
\mathrm{V}_{\mathrm{BR}} \geq \frac{\mathrm{V}_{\mathrm{IN}(\max )}+\left(\mathrm{V}_{\mathrm{OUT}} \mathbf{a}\right)}{\mathrm{F}_{\mathrm{BR}} \mathbf{a}} \tag{14}
\end{equation*}
$$

Where:

$$
\begin{aligned}
& \mathrm{V}_{\mathrm{BR}}=\text { output rectifier maximum peak } \\
& \text { reverse voltage rating } \\
& \mathbf{a}=\text { transformer turns ratio (1.2) } \\
& \mathrm{F}_{\mathrm{BR}}=\text { reverse voltage safety derating factor (0.8) }
\end{aligned}
$$

Then:

$$
\begin{aligned}
& V_{B R} \geq \frac{6.0+(5.0 \times 1.2)}{0.8 \times 1.2} \\
& V_{B R} \geq 12.5 \mathrm{~V}
\end{aligned}
$$

A 1 N5817 will safely handle voltage and current requirements in this example.

## Forward Converters

Micrel's MIC2171 can be used in several circuit configurations to generate an output voltage which is less than the input voltage (buck or step-down topology). Figure 7 shows the MIC2171 in a voltage step-down application. Because of the internal architecture of these devices, more external components are required to implement a step-down regulator than with other devices offered by Micrel (refer to the LM257x or MIC457x family of buck switchers). However, for step-down conversion requiring a transformer (forward), the MIC2171 is a good choice.

A 12 V to 5 V step-down converter using transformer isolation (forward) is shown in Figure 7. Unlike the isolated flyback converter which stores energy in the primary inductance during the controller's on-time and releases it to the load during the off-time, the forward converter transfers energy to the output during the on-time, using the off-time to reset the transformer core. In the application shown, the transformer
core is reset by the tertiary winding discharging T1's peak magnetizing current through D2.
For most forward converters the duty cycle is limited to $50 \%$, allowing the transformer flux to reset with only two times the input voltage appearing across the power switch. Although during normal operation this circuit's duty cycle is well below $50 \%$, the MIC2172 has a maximum duty cycle capability of $90 \%$. If $90 \%$ was required during operation (start-up and high load currents), a complete reset of the transformer during the off-time would require the voltage across the power switch to be ten times the input voltage. This would limit the input voltage to 6 V or less for forward converter applications.

To prevent core saturation, the application given here uses a duty cycle limiter consisting of Q1, C4 and R3. Whenever the MIC2171 exceeds a duty cycle of $50 \%$, T1's reset winding current turns Q1 on. This action reduces the duty cycle of the MIC2171 until T1 is able to reset during each cycle.


Figure 7. MIC2171 Forward Converter

## Preliminary Information

## General Description

The MIC2172 and MIC3172 are complete 100kHz SMPS current-mode controllers with internal 65V 1.25A power switches. The MIC2172 features external frequency synchronization or frequency adjustment, while the MIC3172 features an enable/shutdown control input.

Although primarily intended for voltage step-up applications, the floating switch architecture of the MIC2172/3172 makes it practical for step-down, inverting, and Cuk configurations as well as isolated topologies.

Operating from 3V to 40V, the MIC2172/3172 draws only 7 mA of quiescent current making it attractive for battery operated supplies.

The MIC3172 is for applications that require on/off control of the regulator. The MIC3172 is externally shutdown by applying a TTL low signal to EN (enable). When disabled, the MIC3172 draws only leakage current (typically less than $1 \mu \mathrm{~A})$. EN must be high for normal operation. For applications not requiring control, EN must be tied to $\mathrm{V}_{\mathbb{I N}}$ or TTL high.
The MIC2172 is for applications requiring two or more SMPS regulators that operate from the same input supply. The MIC2172 features a SYNC input which allows locking of its internal oscillator to an external reference. This makes it possible to avoid the audible beat frequencies that result from the unequal oscillator frequencies of independent SMPS regulators.

A reference signal can be supplied by one MIC2172 designated as a master. To insure locking of the slave's oscillators, the reference oscillator frequency must be higher than the
slave's. The master MIC2172's oscillator frequency is increased up to 135 kHz by connecting a resistor from SYNC to ground (see applications information).
The MIC2172/3172 is available in an 8-pin plastic DIP or SOIC for $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ operation.

## Features

- 1.25A, 65V internal switch rating
- 3 V to 40 V input voltage range
- Current-mode operation
- Internal cycle-by-cycle current limit
- Thermal shutdown
- Low external parts count
- Operates in most switching topologies
- 7 mA quiescent current (operating)
- <1 $\mu \mathrm{A}$ quiescent current, shutdown mode (MIC3172)
- TTL shutdown compatibility (MIC3172)
- External frequency synchronization (MIC2172)
- External frequency trim (MIC2172)
- Fits most LT1172 sockets (see applications info)


## Applications

- Laptop/palmtop computers
- Toys
- Hand-held instruments
- Off-line converter up to 50W (requires external power switch)
- Predriver for higher power capability
- Master/slave configurations (MIC2172)


## Typical Applications



* Locate near MIC2172 when supply leads > 2"

Figure 1.
MIC2172 5V to 12V Boost Converter


* Optional voltage clipper (may be req'd if T1 leakage inductance too high)

Figure 2.
MIC3172 5V Flyback Converter

## Ordering Information

| Part Number | Temperature Range | Package |
| :--- | :---: | :---: |
| MIC2172BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-pin plastic DIP |
| MIC2172BM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-lead SOIC |
| MIC3172BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-pin plastic DIP |
| MIC3172BM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-lead SOIC |

## Pin Configuration



8-lead DIP (N)


8-lead SOIC (M)

## Pin Description

| Pin Number | Pin Name | Pin Function |
| :---: | :---: | :---: |
| 1 | S GND | Signal Ground: Internal analog circuit ground. Connect directly to the input filter capacitor for proper operation (see applications info). Keep separate from power grounds. |
| 2 | COMP | Frequency Compensation: Output of transconductance type error amplifier. Primary function is for loop stabilization. Can also be used for output voltage soft-start and current limit tailoring. |
| 3 | FB | Feedback: Inverting input of error amplifier. Connect to external resistive divider to set power supply output voltage. |
| 4 (MIC2172) | SYNC | Synchronization/Frequency Adjust: Capacitively coupled input signal greater than device's free running frequency (up to 135 kHz ) will lock device's oscillator on falling edge. Oscillator frequency can be trimmed up to 135 kHz by adding a resistor to ground. If unused, pin must float (no connection). |
| 4 (MIC3172) | EN | Enable: Apply TTL high or connect to $\mathrm{V}_{\text {IN }}$ to enable the regulator. Apply TTL low or connect to ground to disable the regulator. Device draws only leakage current $(<1 \mu \mathrm{~A})$ when disabled. |
| 5 | $\mathrm{V}_{\text {IN }}$ | Supply Voltage: 3.0V to 40V |
| 6 | P GND 2 | Power Ground \#2: One of two NPN power switch emitters with $0.3 \Omega$ current sense resistor in series. Required. Connect to external inductor or input voltage ground depending on circuit topology. |
| 7 | $\mathrm{V}_{\text {SW }}$ | Power Switch Collector: Collector of NPN switch. Connect to external inductor or input voltage depending on circuit topology. |
| 8 | P GND 1 | Power Ground \#1: One of two NPN power switch emitters with $0.3 \Omega$ current sense resistor in series. Optional. For maximum power capability connect to P GND 2. Floating pin reduces current limit by a factor of two. |

## Absolute Maximum Ratings MIC2172

Input Voltage40V
Switch Voltage ..... 65 V
Sync Current ..... 50 mA
Feedback Voltage (Transient, 1 ms ) ..... $\pm 15 \mathrm{~V}$
Operating Tem
8 -pin PDIP ..... -40 to $+85^{\circ} \mathrm{C}$
8 -pin SOIC -40 to $+85^{\circ} \mathrm{C}$

Junction Temperature ............................. $-55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ Thermal Resistance
$\qquad$
$\theta_{\text {JA }} 8$-pin SOIC ................................................ $120^{\circ} \mathrm{C} / \mathrm{W}$
Storage Temperature .............................. $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Soldering (10 sec.)
$+300^{\circ} \mathrm{C}$

Electrical Characteristics MIC2172 Note 1. Unless otherwise specified, $\mathrm{V}_{\mathrm{IN}}=5 \mathrm{~V}$.

| Parameter | Conditions | Min | Typ | Max | Units |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Reference Section | Pin 2 tied to pin 3 | 1.220 | 1.240 | 1.264 | V |
| Feedback Voltage $\left(\mathrm{V}_{\mathrm{FB}}\right)$ |  | $\mathbf{1 . 2 1 4}$ |  | $\mathbf{1 . 2 7 4}$ | V |
|     <br> Feedback Voltage    <br> Line Regulation $3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq 40 \mathrm{~V}$ $\mathbf{0 . 0 3}$ $\% / \mathrm{V}$ <br> Feedback Bias Current $\left(\mathrm{I}_{\mathrm{FB}}\right)$   310 | 750 | nA |  |  |  |

## Error Amplifier Section

| Transconductance $\left(\Delta \mathrm{I}_{\mathrm{COMP}} / \Delta \mathrm{V}_{\mathrm{FB}}\right)$ | $\Delta \mathrm{I}_{\mathrm{COMP}}= \pm 25 \mu \mathrm{~A}$ | $\mathbf{3 . 0}$ | 3.9 | 6.0 | $\mu \mathrm{~A} / \mathrm{mV}$ |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathbf{2 . 4}$ |  | $\mathbf{7 . 0}$ | $\mu \mathrm{A} / \mathrm{mV}$ |  |  |
| Voltage Gain $\left(\Delta \mathrm{V}_{\mathrm{COMP}} / \Delta \mathrm{V}_{\mathrm{FB}}\right)$ | $0.9 \mathrm{~V} \leq \mathrm{V}_{\mathrm{COMP}} \leq 1.4 \mathrm{~V}$ | 500 | 800 | 2000 | $\mathrm{~V} / \mathrm{V}$ |
| Output Current | $\mathrm{V}_{\mathrm{COMP}}=1.5 \mathrm{~V}$ | 125 | 175 | 350 | $\mu \mathrm{~A}$ |
|  |  | $\mathbf{1 0 0}$ |  | $\mathbf{4 0 0}$ | $\mu \mathrm{~A}$ |
| Output Swing | High Clamp, $\mathrm{V}_{\mathrm{FB}}=1 \mathrm{~V}$ | 1.8 | 2.1 | 2.3 | V |
|  | Low Clamp, $\mathrm{V}_{\mathrm{FB}}=1.5 \mathrm{~V}$ | 0.25 | 0.35 | 0.52 | V |
| Compensation Pin | Duty Cycle $=0$ | 0.8 | 0.9 | 1.08 | V |
| Threshold |  | $\mathbf{0 . 6}$ |  | $\mathbf{1 . 2 5}$ | V |


| ON Resistance | $\mathrm{I}_{\mathrm{SW}}=1 \mathrm{~A}, \mathrm{~V}_{\mathrm{FB}}=0.8 \mathrm{~V}$ |  | 0.76 | $\begin{gathered} 1 \\ 1.1 \end{gathered}$ | $\Omega$ $\Omega$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Current Limit | Duty Cycle $=50 \%, \mathrm{~T}_{J} \geq 25^{\circ} \mathrm{C}$ <br> Duty Cycle $=50 \%, \mathrm{~T}_{\mathrm{J}}<25^{\circ} \mathrm{C}$ <br> Duty Cycle $=80 \%$ Note 2 | $\begin{gathered} 1.25 \\ 1.25 \\ 1 \end{gathered}$ |  | $\begin{gathered} 3 \\ 3.5 \\ 2.5 \end{gathered}$ | A A A |
| Breakdown Voltage (BV) | $\begin{aligned} & 3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq 40 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{SW}}=5 \mathrm{~mA} \end{aligned}$ | 65 | 75 |  | V |


| Parameter | Conditions | Min | Typ | Max | Units |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Oscillator Section |  | 88 | 100 | 112 | kHz |
| Frequency (fo) |  | 85 |  | 115 | kHz |
| Duty Cycle [ $\delta(m a x)]$ | 80 | 89 | 95 | $\%$ |  |
| Sync Coupling Capacitor |  | $\mathrm{V}_{\mathrm{PP}}=3.0 \mathrm{~V}$ | 22 | 51 | 120 |
| Required for Frequency Lock | $\mathrm{V}_{\mathrm{PP}}=40 \mathrm{~V}$ | pF |  |  |  |
| Peak-to-Peak Voltage | $\mathrm{C}_{\text {COUPLING }}=12 \mathrm{pF}$ | 2.2 | 4.7 | 10 | pF |
| Required for Frequency Lock |  |  | 12 | 30 | V |

## Input Supply Voltage Section

| Minimum Operating Voltage |  |  | 2.7 | 3.0 |
| :--- | :--- | :---: | :---: | :---: |
| Quiescent Current $\left(\mathrm{I}_{\mathrm{Q}}\right)$ | $3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq 40 \mathrm{~V}, \mathrm{~V}_{\mathrm{COMP}}=0.6 \mathrm{~V}, \mathrm{I}_{\mathrm{SW}}=0$ | V |  |  |
| Supply Current Increase $\left(\Delta \mathrm{I}_{\mathrm{IN}}\right)$ | $\Delta \mathrm{I}_{\mathrm{SW}}=1 \mathrm{~A}, \mathrm{~V}_{\mathrm{COMP}}=1.5 \mathrm{~V}$ | 7 | 9 | mA |

Bold type denotes specifications applicable to the full operating temperature range.
Note 1 Devices are ESD sensitive. Handling precautions required.
Note 2 For duty cycles ( $\delta$ ) between $50 \%$ and $95 \%$, minimum guaranteed switch current is given by $\mathrm{I}_{\mathrm{CL}}=0.833(2-\delta)$ for the MIC3172.

## Absolute Maximum Ratings MIC3172

| Input Voltage ........................................................... 40 V | Junction Temperature ............................ $-55^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |
| :---: | :---: |
| Switch Voltage ....................................................... 65V | Thermal Resistance |
| Enable Voltage ........................................................40V | $\theta_{\text {JA }} 8$-pin PDIP ........................................... $130^{\circ} \mathrm{C} / \mathrm{W}$ |
| Feedback Voltage (Transient, 1ms) ........................ $\pm 15 \mathrm{~V}$ | $\theta_{\text {JA }} 8$-pin SOIC ............................................120${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Operating Temperature Range | $\theta_{\text {JA }} 8$-pin CerDIP ........................................ $100^{\circ} \mathrm{C} / \mathrm{W}$ |
| 8-pin PDIP ........................................... -40 to $+85^{\circ} \mathrm{C}$ | Storage Temperature ............................ $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |
| 8-pin SOIC .......................................... -40 to $+85^{\circ} \mathrm{C}$ | Soldering (10 sec.) .............................................. $300^{\circ} \mathrm{C}$ |
| 8-pin CerDIP .................................... -55 to $+125^{\circ} \mathrm{C}$ |  |

Electrical Characteristics MIC3172 Note 1. Unless otherwise specified, $\mathrm{V}_{\mathrm{IN}}=5 \mathrm{~V}$.

| Parameter | Conditions | Min | Typ | Max | Units |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Reference Section | Pin 2 tied to pin 3 | 1.224 | 1.240 | 1.264 | V |
| Feedback Voltage $\left(\mathrm{V}_{\mathrm{FB}}\right)$ |  | $\mathbf{1 . 2 1 4}$ |  | $\mathbf{1 . 2 7 4}$ | V |
| Feedback Voltage |  |  | 0.07 |  | $\% / \mathrm{V}$ |
| Line Regulation | $3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq 40 \mathrm{~V}$ |  |  |  |  |
| Feedback Bias Current $\left(\mathrm{I}_{\mathrm{FB}}\right)$ |  |  | 310 | 750 | nA |
|  |  |  | $\mathbf{1 1 0 0}$ | nA |  |


| Parameter | Conditions | Min | Typ | Max | Units |
| :--- | :--- | :--- | :--- | :--- | :--- |

## Error Amplifier Section

| Transconductance $\left(\Delta \mathrm{I}_{\mathrm{COMP}} / \Delta \mathrm{V}_{\mathrm{FB}}\right)$ | $\Delta \mathrm{I}_{\mathrm{COMP}}= \pm 25 \mu \mathrm{~A}$ | 3.0 | 3.9 | 6.0 | $\mu \mathrm{~A} / \mathrm{mV}$ |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Voltage Gain $\left(\Delta \mathrm{V}_{\mathrm{COMP}} / \Delta \mathrm{V}_{\mathrm{FB}}\right)$ | $0.9 \mathrm{~V} \leq \mathrm{V}_{\mathrm{COMP}} \leq 1.4 \mathrm{~V}$ | 500 | 800 | 2000 | $\mathrm{~V} / \mathrm{V}$ |
| Output Current | $\mathrm{V}_{\mathrm{COMP}}=1.5 \mathrm{~V}$ | 125 | 175 | 350 | $\mu \mathrm{~A}$ |
|  |  | $\mathbf{1 0 0}$ |  | $\mathbf{4 0 0}$ | $\mu \mathrm{~A}$ |
| Output Swing | High Clamp, $\mathrm{V}_{\mathrm{FB}}=1 \mathrm{~V}$ | 1.8 | 2.1 | 2.3 | V |
|  | Low Clamp, $\mathrm{V}_{\mathrm{FB}}=1.5 \mathrm{~V}$ | 0.25 | 0.35 | 0.52 | V |
| Compensation Pin | Duty Cycle $=0$ | 0.8 | 0.9 | 1.08 | V |
| Threshold |  | $\mathbf{0 . 6}$ |  | $\mathbf{1 . 2 5}$ | V |

Output Switch Section

| ON Resistance | $\mathrm{I}_{\mathrm{SW}}=1 \mathrm{~A}, \mathrm{~V}_{\mathrm{FB}}=0.8 \mathrm{~V}$ |  | 0.76 | 1 |
| :--- | :--- | :---: | :---: | :---: |
|  |  | $\Omega$ |  |  |
| Current Limit | Duty Cycle $=50 \%, \mathrm{~T}_{J} \geq 25^{\circ} \mathrm{C}$ | $\mathbf{1 . 2 5}$ |  | 3 |
|  | Duty Cycle $=50 \%, \mathrm{~T}_{J}<25^{\circ} \mathrm{C}$ | $\mathbf{1 . 2 5}$ | A |  |
|  | Duty Cycle $=80 \%$ Note 2 | 3.5 | A |  |
| Breakdown Voltage $(\mathrm{BV})$ | $3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq 40 \mathrm{~V}$ | $\mathbf{1}$ |  | $\mathbf{2 . 5}$ |
|  | $\mathrm{I}_{\mathrm{SW}}=5 \mathrm{~mA}$ | A | 75 |  |

## Oscillator Section

| Frequency (fo |  | 88 | 100 | 112 | kHz |
| :--- | :--- | :--- | :--- | :---: | :---: |
|  |  | 85 |  | 115 | kHz |
| Duty Cycle [ $\delta(\max )]$ |  | 80 | 89 | 95 | $\%$ |

Input Supply Voltage Section and Enable Section

| Minimum Operating Voltage |  |  | 2.7 | 3.0 | V |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Quiescent Current ( $\mathrm{l}_{\mathrm{Q}}$ ) | $\begin{aligned} & 3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq 40 \mathrm{~V}, \mathrm{~V}_{\mathrm{COMP}}=0.6 \mathrm{~V}, \mathrm{I}_{\mathrm{SW}}=0 \\ & \text { Shutdown, } \mathrm{V}_{\mathrm{EN}}=0 \mathrm{~V} \end{aligned}$ |  | $\begin{gathered} 7 \\ 0.1 \end{gathered}$ | $\begin{aligned} & 9 \\ & 5 \end{aligned}$ | $\begin{aligned} & \mathrm{mA} \\ & \mu \mathrm{~A} \end{aligned}$ |
| Quiescent Current Increase ( $\Delta \mathrm{I}_{\text {IN }}$ ) | $\Delta \mathrm{l}_{\text {SW }}=1 \mathrm{~A}, \mathrm{~V}_{\text {COMP }}=1.5 \mathrm{~V}$ |  | 9 | 20 | mA |
| Enable Input Threshold |  | 0.4 | 1.2 | 2.4 | V |
| Enable Input Current | $\begin{aligned} & \mathrm{V}_{\mathrm{EN}}=0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{EN}}=2.4 \mathrm{~V} \end{aligned}$ | -1 | 0 | 1 10 | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ |

Bold type denotes specifications applicable to the full operating temperature range.
Note 1 Devices are ESD sensitive. Handling precautions required.
Note 2 For duty cycles ( $\delta$ ) between $50 \%$ and $95 \%$, minimum guaranteed switch current is given by $\mathrm{I}_{\mathrm{CL}}=0.833(2-\delta)$ for the MIC3172.

## Typical Performance Characteristics











## Typical Performance Characteristics





## Block Diagram MIC2172



## Block Diagram MIC3172



## Functional Description

Refer to "Block Diagram MIC2172" and "Block Diagram MIC3172."

## Internal Power

The MIC2172/3172 operates when $\mathrm{V}_{\text {IN }}$ is $\geq 2.6 \mathrm{~V}$ (and $\mathrm{V}_{\text {EN }} \geq$ 2.0 V for the MIC3172). An internal 2.3 V regulator supplies biasing to all internal circuitry including a precision 1.24 V band gap reference.
The enable control (MIC3172 only) enables or disables the internal regulator which supplies power to all other internal circuitry.

## PWM Operation

The 100 kHz oscillator generates a signal with a duty cycle of approximately $90 \%$. The current-mode comparator output is used to reduce the duty cycle when the current amplifier output voltage exceeds the error amplifier output voltage. The resulting PWM signal controls a driver which supplies base current to output transistor Q1.

## Current Mode Advantages

The MIC2172/3172 operates in current mode rather than voltage mode. There are three distinct advantages to this
technique. Feedback loop compensation is greatly simplified because inductor current sensing removes a pole from the closed loop response. Inherent cycle-by-cycle current limiting greatly improves the power switch reliability and provides automatic output current limiting. Finally, current-mode operation provides automatic input voltage feed forward which prevents instantaneous input voltage changes from disturbing the output voltage setting.

## Anti-Saturation

The anti-saturation diode (D1) increases the usable duty cycle range of the MIC2172/3172 by eliminating the base to collector stored charge which would delay Q1's turnoff.

## Compensation

Loop stability compensation of the MIC2172/3172 can be accomplished by connecting an appropriate network from either COMP to circuit ground (Typical Applications) or COMP to FB.
The error amplifier output (COMP) is also useful for soft start and current limiting. Because the error amplifier output is a transconductance type, the output impedance is relatively high which means the output voltage can be easily clamped or adjusted externally.

## Applications Information

## Using the MIC3172 Enable Control (New Designs)

For new designs requiring enable/shutdown control, connect EN to a TTL or CMOS control signal (figure 3). The very low driver current requirement ensures compatibility regardless of the driver or gate used.


Figure 3. MIC3172 TTL Enable/Shutdown

## Using the MIC3172 in LT1172 Applications

The MIC3172 can be used in most original LT1172 applications by adapting the MIC3172's enable/shutdown feature to the existing LT1172 circuit.

Unlike the LT1172 which can be shutdown by reducing the voltage on pin $2\left(\mathrm{~V}_{\mathrm{C}}\right)$ below 0.15 V , the MIC3172 has a dedicated enable/shutdown pin. To replace the LT1172 with the MIC3172, determine if the LT1172's shutdown feature is used.

## Circuits without Shutdown

If the shutdown feature is not being used, connect $E N$ to $\mathrm{V}_{\text {IN }}$ to continuously enable the MIC3172 or use an MIC2172 with SYNC open (figure 4).


Figure 4. MIC2172/3172 Always Enabled

## Circuits with Shutdown

If shutdown was used in the original LT1172 application, connect EN to a logic gate that produces a TTL logic-level outputsignal that matches the shutdown signal. The MIC3172 will be enabled by a logic-high input and shutdown with a logic-low input (figure 5). The actual components performing the functions of U1 and Q1 may vary according to the original application.


Figure 5. Adapting to the LT1172 Socket

By using the MIC3172, U1 and Q1 shown in figure 5 can be eliminated, reducing the total components count.

## Synchronizing the MIC2172

Using several unsynchronized switching regulators in the same circuit will cause beat frequencies to appear on the inputs and outputs. These beat frequencies can be very low making them difficult to filter.

Micrel's MIC2172 can be synchronized to a single master frequency avoiding the possibility of undesirable beat frequencies in multiple regulator circuits. The master frequency can be an external oscillator or a designated master MIC2172. The master frequency should be 1.05 to 1.20 times the slave's 100 kHz nominal frequency to guarantee synchronization.


Figure 6. Master/Slave Synchronization
Figure 6 shows a typical application where several MIC2172s operate from the same supply voltage. U1's oscillator frequency is increased above U2's and U3's by connecting a resistor from SYNC to ground. U2-SYNC and U3-SYNC are capacitively coupled to the master's output ( $\mathrm{V}_{\mathrm{SW}}$ ). The slaves lock to the negative (falling edge) of U1's output waveform.


Figure 7. External Synchronization
Care must be exercised to insure that the master MIC2172 is always operating in continuous mode.

Figure 7 shows how one or more MIC2172s can be locked to an external reference frequency. The slaves lock to the negative (falling edge) of the external reference waveform.

## Soft Start

A diode-coupled capacitor from COMP to circuit ground slows the output voltage rise at turn on (figure 8).


Figure 8. Soft Start
The additional time it takes for the error amplifier to charge the capacitor corresponds to the time it takes the output to reach regulation. Diode D1 discharges C 1 when $\mathrm{V}_{\mathrm{IN}}$ is removed.

## Current Limit

For designs demanding less output current than the MIC2172/ 3172 is capable of delivering, P GND 1 can be left open reducing the current capability of Q1 by one-half.


Figure 9. Current Limit
Alternatively, the maximum current limit of the MIC2172/3172 can be reduced by adding a voltage clamp to the COMP output (figure 9). This feature can be useful in applications requiring either a complete shutdown of Q1's switching action or a form of current fold-back limiting. This use of the COMP output does not disable the oscillator, amplifiers or other circuitry, therefore the supply current is never less than approximately 5 mA .

## Thermal Management

Although the MIC2172/3172 family contains thermal protection circuitry, for best reliability, avoid prolonged operation with junction temperatures near the rated maximum.

The junction temperature is determined by first calculating the power dissipation of the device. For the MIC2172/3172,
the total power dissipation is the sum of the device operating losses and power switch losses.
The device operating losses are the dc losses associated with biasing all of the internal functions plus the losses of the power switch driver circuitry. The dc losses are calculated from the supply voltage $\left(\mathrm{V}_{\mathrm{IN}}\right)$ and device supply current $\left(\mathrm{I}_{\mathrm{Q}}\right)$. The MIC2172/3172 supply current is almost constant regardless of the supply voltage (see "Electrical Characteristics"). The driver section losses (not including the switch) are a function of supply voltage, power switch current, and duty cycle.

$$
\mathrm{P}_{(\text {bias }+ \text { driver })}=\left(\mathrm{V}_{\mathrm{IN}} \mathrm{I}_{\mathrm{Q}}\right)+\mathrm{V}_{\mathrm{IN}}\left[\mathrm{I}_{\mathrm{SW}}\left(\frac{0.004+\delta}{50}\right)\right]
$$

where:

$$
\begin{aligned}
& \mathrm{P}_{(\text {bias }+ \text { driver })}=\text { device operating losses } \\
& \mathrm{V}_{\text {IN }}=\text { supply voltage } \\
& \mathrm{I}_{\mathrm{Q}}=\text { quiescent supply current } \\
& \mathrm{I}_{\text {SW }}=\text { power switch current } \\
& \text { (see "Design Hints: Switch Current } \\
& \text { Calculations") } \\
& \delta=\text { duty cycle } \\
& \quad \delta=\frac{\mathrm{V}_{\mathrm{OUT}}+\mathrm{V}_{\mathrm{F}}-\mathrm{V}_{\mathrm{IN}}}{\mathrm{~V}_{\mathrm{OUT}}+\mathrm{V}_{\mathrm{F}}} \\
& \mathrm{~V}_{\mathrm{OUT}}=\text { output voltage } \\
& \mathrm{V}_{\mathrm{F}}=\mathrm{D} 1 \text { forward voltage drop }
\end{aligned}
$$

As a practical example refer to figure 1.

$$
\begin{aligned}
& \mathrm{V}_{\mathrm{IN}}=5.0 \mathrm{~V} \\
& \mathrm{I}_{\mathrm{Q}}=0.006 \mathrm{~A} \\
& \mathrm{I}_{\mathrm{SW}}=0.625 \mathrm{~A} \\
& \delta=60 \%(0.6)
\end{aligned}
$$

Then:

$$
\begin{aligned}
& P_{(\text {bias }+ \text { driver })}=(5 \times 0.006)+5\left[0.625\left(\frac{0.004+0.6}{50}\right)\right] \\
& P_{(\text {bias }+ \text { driver })}=0.068 \mathrm{~W}
\end{aligned}
$$

Power switch dissipation calculations are greatly simplified by making two assumptions which are usually fairly accurate. First, the majority of losses in the power switch are due to on-losses. To find these losses, assign a resistance value to the collector/emitter terminals of the device using the saturation voltage versus collector current curves (see Typical Performance Characteristics). Power switch losses are calculated by modeling the switch as a resistor with the switch duty cycle modifying the average power dissipation.

$$
P_{S W}=\left(I_{S W}\right)^{2} R_{S W} \delta
$$

From the Typical performance Characteristics:

$$
\mathrm{R}_{\mathrm{SW}}=1 \Omega
$$

Then:

$$
\begin{aligned}
\mathrm{P}_{\mathrm{SW}} & =(0.625)^{2} \times 1 \times 0.6 \\
& =0.234 \mathrm{~W} \\
\mathrm{P}_{\text {(total) }} & =0.068+0.234 \\
\mathrm{P}_{\text {(total) }} & =0.302 \mathrm{~W}
\end{aligned}
$$

The junction temperature for any semiconductor is calculated using the following:

$$
\mathrm{T}_{\mathrm{J}}=\mathrm{T}_{\mathrm{A}}+\mathrm{P}_{(\text {total })} \theta_{\mathrm{JA}}
$$

Where:
$T_{J}=$ junction temperature
$\mathrm{T}_{\mathrm{A}}$ = ambient temperature (maximum)
$P_{\text {(total) }}=$ total power dissipation
$\theta_{J A}=$ junction to ambient thermal resistance
For the practical example:

$$
\begin{aligned}
& \mathrm{T}_{\mathrm{A}}=70^{\circ} \mathrm{C} \\
& \theta_{\mathrm{JA}}=130^{\circ} \mathrm{C} / \mathrm{W} \text { (for plastic DIP) }
\end{aligned}
$$

Then:

$$
\begin{aligned}
& T_{J}=70+0.30 \times 130 \\
& T_{J}=109^{\circ} \mathrm{C}
\end{aligned}
$$

This junction temperature is below the rated maximum of $150^{\circ} \mathrm{C}$.

## Grounding

Refer to figure 10. Heavy lines indicate high current paths.


Figure 10. Single Point Ground
A single point ground is strongly recommended for proper operation.

The signal ground, compensation network ground, and feedback network connections are sensitive to minor voltage variations. The input and output capacitor grounds and power ground conductors will exhibit voltage drop when carrying large currents. Keep the sensitive circuit ground traces separate from the power ground traces. Small voltage variations applied to the sensitive circuits can prevent the MIC2172/3172 or any switching regulator from functioning properly.

## Applications and Design Hints

Access to both the collector and emitter(s) of the NPN power switch makes the MIC2172/3172 extremely versatile and suitable for use in most PWM power supply topologies.

## Boost Conversion

Refer to figure 11 for a typical boost conversion application where $\mathrm{a}+5 \mathrm{~V}$ logic supply is available but +12 V at 0.14 A is required.


* Locate near MIC2172 when supply leads > 2"

Figure 11. 5V to 12V Boost Converter
The first step in designing a boost converter is determining whether inductor L1 will cause the converter to operate in either continuous or discontinuous mode. Discontinuous mode is preferred because the feedback control of the converter is simpler.

When L1 discharges its current completely during the MIC2172/3172's off-time, it is operating in discontinuous mode.

L1 is operating in continuous mode if it does not discharge completely before the MIC2172/3172 power switch is turned on again.

## Discontinuous Mode Design

Given the maximum output current, solve equation (1) to determine whether the device can operate in discontinuous mode without initiating the internal device current limit.

$$
\begin{equation*}
\mathrm{I}_{\mathrm{OUT}} \leq \frac{\left(\frac{\mathrm{I}_{\mathrm{CL}}}{2}\right) \mathrm{V}_{\mathrm{IN}} \delta}{\mathrm{~V}_{\mathrm{OUT}}} \tag{1}
\end{equation*}
$$

(1a)

$$
\delta=\frac{\mathrm{V}_{\mathrm{OUT}}+\mathrm{V}_{\mathrm{F}}-\mathrm{V}_{\text {IN }}}{\mathrm{V}_{\text {OUT }}+\mathrm{V}_{\mathrm{F}}}
$$

Where:

$$
\begin{aligned}
& \mathrm{I}_{\mathrm{CL}}= \text { internal switch current limit } \\
& \mathrm{I}_{\mathrm{CL}}=1.25 \mathrm{~A} \text { when } \delta<50 \% \\
& \mathrm{I}_{\mathrm{CL}}=0.833(2-\delta) \text { when } \delta \geq 50 \% \\
& \quad \text { (Refer to Electrical Characteristics.) } \\
& \mathrm{I}_{\mathrm{OUT}}=\text { maximum output current } \\
& \mathrm{V}_{\mathrm{IN}}= \text { minimum input voltage } \\
& \delta=\text { duty cycle }
\end{aligned}
$$

$\mathrm{V}_{\text {OUT }}=$ required output voltage
$V_{F}=$ D1 forward voltage drop
For the example in figure 11.

$$
\begin{aligned}
& \mathrm{I}_{\mathrm{OUT}}=0.14 \mathrm{~A} \\
& \mathrm{I}_{\mathrm{CL}}=1.147 \mathrm{~A} \\
& \mathrm{~V}_{\text {IN }}=4.75 \mathrm{~V} \text { (minimum) } \\
& \delta=0.623 \\
& \mathrm{~V}_{\text {OUT }}=12.0 \mathrm{~V} \\
& \mathrm{~V}_{\mathrm{F}}=0.6 \mathrm{~V}
\end{aligned}
$$

Then:

$$
\begin{aligned}
& \mathrm{I}_{\mathrm{OUT}} \leq \frac{\left(\frac{1.147}{2}\right) \times 4.75 \times 0.623}{12} \\
& \mathrm{I}_{\mathrm{OUT}} \leq 0.141 \mathrm{~A}
\end{aligned}
$$

This value is greater than the 0.14 A output current requirement so we can proceed to find the inductance value of L1.

$$
\begin{equation*}
\mathrm{L} 1 \leq \frac{\left(\mathrm{V}_{\text {IN }} \delta\right)^{2}}{2 \mathrm{P}_{\mathrm{OUT}} \mathrm{f}_{\mathrm{SW}}} \tag{2}
\end{equation*}
$$

Where:

$$
\begin{aligned}
& \mathrm{P}_{\text {OUT }}=12 \times 0.14=1.68 \mathrm{~W} \\
& \mathrm{f}_{\mathrm{SW}}=1 \times 10^{5} \mathrm{~Hz}(100 \mathrm{kHz})
\end{aligned}
$$

For our practical example:

$$
\begin{aligned}
\mathrm{L} 1 & \leq \frac{(4.75 \times 0.623)^{2}}{2 \times 1.68 \times 1 \times 10^{5}} \\
& \leq 26.062 \mu \mathrm{H}(\text { use } 27 \mu \mathrm{H})
\end{aligned}
$$

Equation (3) solves for L1's maximum current value.
(3) $\quad \mathrm{L}_{\mathrm{L} 1 \text { (peak) }}=\frac{\mathrm{V}_{\mathrm{IN}} \mathrm{T}_{\mathrm{ON}}}{\mathrm{L} 1}$

Where:

$$
\begin{aligned}
& \mathrm{T}_{\mathrm{ON}}=\delta / \mathrm{f}_{\mathrm{SW}}=6.23 \times 10^{-6} \mathrm{sec} \\
& \mathrm{~L}_{\mathrm{L} 1 \text { (peak })}=\frac{4.75 \times 6.23 \times 10^{-6}}{27 \times 10^{-6}} \\
& \mathrm{~L}_{\mathrm{L} 1 \text { (peak) }}=1.096 \mathrm{~A}
\end{aligned}
$$

Use a $27 \mu \mathrm{H}$ inductor with a peak current rating of at least 1.4A.

## Flyback Conversion

Flyback converter topology may be used in low power applications where voltage isolation is required or whenever the input voltage can be less than or greater than the output voltage. As with the step-up converter the inductor (transformer primary) current can be continuous or discontinuous. Discontinuous operation is recommended.

Figure 12 shows a practical flyback converter design using the MIC3172.

## Switch Operation

During Q1's on time (Q1 is the internal NPN transistor-see block diagrams), energy is stored in T1's primary inductance. During Q1's off time, stored energy is partially discharged into C4 (output filter capacitor). Careful selection of a low ESR capacitor for C4 may provide satisfactory output ripple voltage making additional filter stages unnecessary.

C1 (input capacitor) may be reduced or eliminated if the MIC3172 is located near a low impedance voltage source.

## Output Diode

The output diode allows T 1 to store energy in its primary inductance (D2 nonconducting) and release energy into C4 (D2 conducting). The low forward voltage drop of a Schottky diode minimizes power loss in D2.

## Frequency Compensation

A simple frequency compensation network consisting of R3 and C 2 prevents output oscillations.

High impedance output stages (transconductance type) in the MIC2172/3172 often permit simplified loop-stability solutions to be connected to circuit ground, although a more conventional technique of connecting the components from the error amplifier output to its inverting input is also possible.

## Voltage Clipper

Care must be taken to minimize T1's leakage inductance, otherwise it may be necessary to incorporate the voltage clipper consisting of D1, R4, and C3 to avoid second breakdown (failure) of the MIC3172's power NPN Q1.

## Enable/Shutdown

The MIC3172 includes the enable/shutdown feature. When the device is shutdown, total supply current is less than $1 \mu \mathrm{~A}$. This is ideal for battery applications where portions of a system are powered only when needed. If this feature is not required, simply connect EN to $\mathrm{V}_{\text {IN }}$ or to a TTL high voltage.

## Discontinuous Mode Design

When designing a discontinuous flyback converter, first determine whether the device can safely handle the peak primary current demand placed on it by the output power. Equation (8) finds the maximum duty cycle required for a given input voltage and output power. If the duty cycle is greater than 0.8 , discontinuous operation cannot be used.
(8) $\quad \delta \geq \frac{2 \mathrm{P}_{\mathrm{OUT}}}{\mathrm{I}_{\mathrm{CL}} \mathrm{V}_{\mathrm{IN}(\min )}}$

For a practical example let:

$$
\begin{aligned}
& \mathrm{P}_{\text {OUT }}=5.0 \mathrm{~V} \times 0.25 \mathrm{~A}=1.25 \mathrm{~W} \\
& \mathrm{~V}_{\text {IN }}=4.0 \mathrm{~V} \text { to } 6.0 \mathrm{~V} \\
& \mathrm{I}_{\mathrm{CL}}=1.25 \mathrm{~A} \text { when } \delta<50 \% \\
& \quad 0.833(2-\delta) \text { when } \delta \geq 50 \%
\end{aligned}
$$

Then:

$$
\begin{aligned}
& \delta \geq \frac{2 \times 1.25}{1.25 \times 4} \\
& \delta \geq 0.5(50 \%) \text { Use } 0.55
\end{aligned}
$$

The slightly higher duty cycle value is used to overcome circuit inefficiencies. A few iterations of equation (8) may be required if the duty cycle is found to be greater than $50 \%$.

Calculate the maximum transformer turns ratio a, or $\mathrm{N}_{\mathrm{PR} /} / \mathrm{N}_{\mathrm{SEC}}$, that will guarantee safe operation of the MIC2172/ 3172 power switch.

$$
\begin{equation*}
a \leq \frac{V_{C E} F_{C E}-V_{I N(\max )}}{V_{S E C}} \tag{9}
\end{equation*}
$$

Where:

$$
\begin{aligned}
& \mathrm{a}=\text { transformer maximum turns ratio } \\
& \mathrm{V}_{\mathrm{CE}}=\text { power switch collector to emitter } \\
& \quad \text { maximum voltage } \\
& \mathrm{F}_{\mathrm{CE}}=\text { safety derating factor (0.8 for most } \\
& \text { commercial and industrial applications) } \\
& \mathrm{V}_{\text {IN(max) }}=\text { maximum input voltage } \\
& \mathrm{V}_{\mathrm{SEC}}=\text { transformer secondary voltage }\left(\mathrm{V}_{\mathrm{OUT}}+\mathrm{V}_{\mathrm{F}}\right)
\end{aligned}
$$

For the practical example:
$\mathrm{V}_{\mathrm{CE}}=65 \mathrm{~V}$ max. for the MIC2172/3172
$\mathrm{F}_{\mathrm{CE}}=0.8$
$\mathrm{V}_{\mathrm{SEC}}=5.6 \mathrm{~V}$
Then:

$$
\begin{aligned}
& \mathbf{a} \leq \frac{65 \times 0.8-6.0}{5.6} \\
& \mathbf{a} \leq 8.2143
\end{aligned}
$$

Next, calculate the maximum primary inductance required to store the needed output energy with a power switch duty cycle of $55 \%$.

$$
\begin{equation*}
\mathrm{L}_{\mathrm{PRI}} \leq \frac{0.5 \mathrm{f}_{\mathrm{SW}} \mathrm{~V}_{\mathrm{IN}(\min )}{ }^{2} \mathrm{~T}_{\mathrm{ON}}{ }^{2}}{\mathrm{P}_{\mathrm{OUT}}} \tag{10}
\end{equation*}
$$

Where:

$$
\begin{aligned}
& \mathrm{L}_{\mathrm{PRI}}=\text { maximum primary inductance } \\
& \mathrm{f}_{\mathrm{SW}}=\text { device switching frequency }(100 \mathrm{kHz}) \\
& \mathrm{V}_{\mathrm{IN}(\text { min })}=\text { minimum input voltage } \\
& \mathrm{T}_{\mathrm{ON}}=\text { power switch on time }
\end{aligned}
$$

Then:

$$
\begin{aligned}
& \mathrm{L}_{\text {PRI }} \leq \frac{0.5 \times 1 \times 10^{5} \times 4.0^{2}\left(5.5 \times 10^{-6}\right)^{2}}{1.25} \\
& \mathrm{~L}_{\text {PRI }} \leq 19.23 \mu \mathrm{H}
\end{aligned}
$$

Use an $18 \mu \mathrm{H}$ primary inductance to overcome circuit inefficiencies.

To complete the design the inductance value of the secondary is found which will guarantee that the energy stored in the transformer during the power switch on time will be completed discharged into the output during the off-time. This is necessary when operating in discontinuous-mode.

$$
\begin{equation*}
\mathrm{L}_{\mathrm{SEC}} \leq \frac{0.5 \mathrm{f}_{\mathrm{SW}} \mathrm{~V}_{\mathrm{SEC}}^{2} \mathrm{~T}_{\mathrm{OFF}}^{2}}{\mathrm{P}_{\mathrm{OUT}}} \tag{11}
\end{equation*}
$$

Where:

$$
\begin{aligned}
& \mathrm{L}_{\text {SEC }}=\text { maximum secondary inductance } \\
& \mathrm{T}_{\mathrm{OFF}}=\text { power switch off time }
\end{aligned}
$$

Then:

$$
\begin{aligned}
& \mathrm{L}_{\mathrm{SEC}} \leq \frac{0.5 \times 1 \times 10^{5} \times 5.6^{2} \times\left(4.5 \times 10^{-6}\right)^{2}}{1.25} \\
& \mathrm{~L}_{\mathrm{SEC}} \leq 25.4 \mu \mathrm{H}
\end{aligned}
$$



Figure 12. MIC3172 5V 0.25A Flyback Converter

Finally, recalculate the transformer turns ratio to insure that it is less than the value earlier found in equation (9).

$$
\begin{equation*}
\mathbf{a} \leq \sqrt{\frac{\mathrm{L}_{\mathrm{PRI}}}{\mathrm{~L}_{\mathrm{SEC}}}} \tag{12}
\end{equation*}
$$

Then:

$$
\begin{aligned}
& \mathbf{a} \leq \sqrt{\frac{1.8 \times 10^{-5}}{2.54 \times 10^{-5}}} \\
& \mathbf{a} \leq 0.84 \text { Use } 0.8 \text { (same as } 1: 1.25 \text { ). }
\end{aligned}
$$

This ratio is less than the ratio calculated in equation (9). When specifying the transformer it is necessary to know the primary peak current which must be withstood without saturating the transformer core.

$$
\begin{equation*}
\mathrm{I}_{\text {PEAK(pri) }}=\frac{\mathrm{V}_{\mathrm{IN}(\text { min })} \mathrm{T}_{\mathrm{ON}}}{\mathrm{~L}_{\mathrm{PRI}}} \tag{13}
\end{equation*}
$$

So:

$$
\begin{aligned}
& \mathrm{I}_{\text {PEAK(pri) }}=\frac{4.0 \times 5.5 \times 10^{-6}}{18 \mu \mathrm{H}} \\
& \mathrm{I}_{\text {PEAK (pri) }}=1.22 \mathrm{~A}
\end{aligned}
$$

Now find the minimum reverse voltage requirement for the output rectifier. This rectifier must have an average current rating greater than the maximum output current of 0.25 A .

$$
\begin{equation*}
\mathrm{V}_{\mathrm{BR}} \geq \frac{\mathrm{V}_{\mathrm{IN}(\max )}+\left(\mathrm{V}_{\mathrm{OUT}} \mathbf{a}\right)}{\mathrm{F}_{\mathrm{BR}} \mathbf{a}} \tag{14}
\end{equation*}
$$

Where:

$$
V_{B R}=\text { output rectifier maximum peak }
$$ reverse voltage rating

$$
\begin{aligned}
& \mathbf{a}=\text { transformer turns ratio }(0.8) \\
& F_{B R}=\text { reverse voltage safety derating factor }(0.8)
\end{aligned}
$$

Then:

$$
\begin{aligned}
& V_{B R} \geq \frac{6.0+(5.0 \times 0.8)}{0.8 \times 0.8} \\
& V_{B R} \geq 15.625 \mathrm{~V}
\end{aligned}
$$

A 1 N5817 will safely handle voltage and current requirements in this example.

## Forward Converters

Micrel's MIC2172/3172 can be used in several circuit configurations to generate an output voltage which is less than the input voltage (buck or step-down topology). Figure 13 shows the MIC3172 in a voltage step-down application. Because of the internal architecture of these devices, more external components are required to implement a step-down regulator than with other devices offered by Micrel (refer to the LM257x or LM457x family of buck switchers). However, for step-down conversion requiring a transformer (forward), the MIC2172/3172 is a good choice.
A 12 V to 5 V step-down converter using transformer isolation (forward) is shown in figure 14. Unlike the isolated flyback converter which stores energy in the primary inductance during the controller's on-time and releases it to the load during the off-time, the forward converter transfers energy to the output during the on-time, using the off-time to reset the transformer core. In the application shown, the transformer core is reset by the tertiary winding discharging T1's peak magnetizing current through D2.

For most forward converters the duty cycle is limited to $50 \%$, allowing the transformer flux to reset with only two times the input voltage appearing across the power switch. Although during normal operation this circuit's duty cycle is well below


Figure 13. Step-Down or Buck Converter
$50 \%$, the MIC2172 (and MIC3172) has a maximum duty cycle capability of $90 \%$. If $90 \%$ was required during operation (start-up and high load currents), a complete reset of the transformer during the off-time would require the voltage across the power switch to be ten times the input voltage. This would limit the input voltage to 6 V or less for forward converter applications.

To prevent core saturation, the application given here uses a duty cycle limiter consisting of Q1, C4 and R3. Whenever the MIC3172 exceeds a duty cycle of $50 \%$, T1's reset winding current turns Q1 on. This action reduces the duty cycle of the MIC3172 until T1 is able to reset during each cycle.

## Fluorescent Lamp Supply

An extremely useful application of the MIC3172 is generating an ac voltage for fluorescent lamps used as liquid crystal display back lighting in portable computers.
Figure 15 shows a complete power supply for lighting a fluorescent lamp. Transistors Q1 and Q2 together with capacitor C2 form a Royer oscillator. The Royer oscillator generates a sine wave whose frequency is determined by the series $\mathrm{L} / \mathrm{C}$ circuit comprised of T1 and C2. Assuming that the MIC3172 and L1 are absent, and the transistors' emitters are grounded, circuit operation is described in "Oscillator Operation."

## Oscillator Operation

Resistor R2 provides initial base current that turns transistor Q1 on and impresses the input voltage across one half of T1's primary winding (Pri 1). T1's feedback winding provides additional base drive (positive feedback) to Q1 forcing it well
into saturation for a period determined by the Pri 1/C2 time constant. Once the voltage across C 2 has reached its maximum circuit value, Q1's collector current will no longer increase. Since T1 is in series with Q1, this drop in primary current causes the flux in T1 to change and because of the mutual coupling to the feedback winding further reduces primary current eventually turning Q1 off. The primary windings now change state with the feedback winding forcing Q2 on repeating the alternate half cycle exactly as with Q1. This action produces a sinusoidal voltage wave form; whose amplitude is proportional to the input voltage, across T1's primary winding which is stepped up and capacitively coupled to the lamp.

## Lamp Current Regulation

Initial ionization (lighting) of the fluorescent lamp requires several times the ac voltage across it than is required to sustain current through the device. The current through the lamp is sampled and regulated by the MIC3172 to achieve a given intensity. The MIC3172 uses L1 to maintain a constant average current through the transistor emitters. This current controls the voltage amplitude of the Royer oscillator and maintains the lamp current. During the negative half cycle, lamp current is rectified by D3. During the positive half cycle, lamp current is rectified by D2 through R4 and R5. R3 and C5 filter the voltage dropped across R4 and R5 to the MIC3172's feedback pin. The MIC3172 maintains a constant lamp current by adjusting its duty cycle to keep the feedback voltage at 1.24 V . The intensity of the lamp is adjusted using potentiometer R5. The MIC3172 adjusts its duty cycle accordingly to bring the average voltage across R4 and R5 back to 1.24 V .


Figure 14. 12V to 5V Forward Converter

## On/Off Control

Especially important for battery powered applications, the lamp can be remotely or automatically turned off using the MIC3172's EN pin. The entire circuit draws less than $1 \mu \mathrm{~A}$ while shutdown.

## Efficiency

To obtain maximum circuit efficiency careful selection of Q1 and Q2 for low collector to emitter saturation voltage is a must. Inductor L1 should be chosen for minimal core and copper losses at the switching frequency of the MIC3172, and T1 should be carefully constructed from magnetic materials optimized for the output power required at the Royer oscillator frequency. Suitable inductors may be obtained from Coiltronics, Inc., tel: (407) 241-7876.


Figure 15. LCD Backlight Fluorescent Lamp Supply

MIC2177

### 2.5A Synchronous Buck Regulator

## Advance Information

## General Description

The Micrel MIC2177 is a 200kHz synchronous buck (stepdown) switching regulator designed for high-efficiency, bat-tery-powered applications.
The MIC2177 operates from a 4.5 V to 18 V input and features internal power MOSFETs that can supply up to 2.5 A output current. It can operate with a maximum duty cycle of $100 \%$ for use in low-dropout conditions. It also features a shutdown mode that reduces quiescent current to less than $5 \mu \mathrm{~A}$.
The MIC2177 achieves high efficiency over a wide output current range by switching between PWM and skip mode. Operating mode is automatically selected according to output conditions. Switching frequency is preset to 200 kHz and can be synchronized to an external clock signal of up to 300 kHz .
The MIC2177 uses current-mode control with internal current sensing. Current-mode control provides superior line regulation and makes the regulator control loop easy to compensate. The output is protected with pulse-by-pulse current limiting and thermal shutdown. Undervoltage lockout turns the output off when the input voltage is less than 4.5 V .
The MIC2177 and is packaged in a 20-lead wide power SOIC package with an operating temperature range of $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.

Consider the MIC2178 for externally selected PWM or skipmode operation.

## Features

- 4.5 V to 18 V input voltage range
- Dual-mode operation for high efficiency (up to $96 \%$ )

PWM mode for > 200 mA load current
Skip mode for < 200mA load current

- $100 \mathrm{~m} \Omega$ internal power MOSFETs at 12 V input
- 200 kHz preset switching frequency
- Low quiescent current
1.0 mA in PWM mode
$600 \mu \mathrm{~A}$ in skip mode
$<5 \mu \mathrm{~A}$ in shutdown mode
- $100 \%$ duty cycle for low dropout operation
- Current-mode control

Simplified loop compensation
Superior line regulation

- Current limit
- Thermal shutdown
- Undervoltage lockout


## Applications

- High-efficiency, battery-powered supplies
- Buck (step-down) dc-to-dc converters
- Cellular telephones
- Laptop computers
- Hand-held instruments


## Typical Application




Ordering Information

| Part <br> Number | Output <br> Voltage | Switching <br> Frequency | Temperature <br> Range | Package |
| :--- | :---: | :---: | :---: | :---: |
| MIC2177-3.3BWM | 3.3 V | 200 kHz | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 20-lead wide SOIC |
| MIC2177-5.0BWM | 5.0 V | 200 kHz | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 20-lead wide SOIC |
| MIC2177BWM | adj. | 200 kHz | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 20-lead wide SOIC |

## Pin Configuration



## Pin Description

| Pin Number | Pin Name | Pin Function |
| :---: | :---: | :---: |
| 1, 2, 9 | VIN | Supply Input: Controller and switch supply. Unregulated supply input to internal regulator, output switches, and control circuitry. Requires bypass capacitor to PGND. All three pins must be connected to $\mathrm{V}_{\mathrm{IN}}$. |
| 3,8 | SW | Switch (Output): Internal power MOSFET switch output. Both pins must be externally connected together. |
| 4,5,6,7 | PGND | Power Ground: Output stage ground connections. Connect all pins to a common ground plane. |
| 10 | OUT | Output Voltage Sense (Input): Senses output voltage to determine minimum switch current for PWM operation. |
| 11 | $\overline{\text { PWM }}$ | PWM Reset: Connect 1nF timing capacitor. Regulator operates exclusively in PWM mode (no skip mode) when pin is pulled low. |
| 12 | FB | Feedback (Input): Error amplifier inverting input. For adjustable output version, connect FB to external resistive divider to set output voltage. For 3.3 V and 5 V fixed output versions, connect FB directly to output. |
| 13 | COMP | Compensation: Internal error amplifier output. Connect to capacitor or series RC network to compensate the regulator control loop. |
| 14,15,16,17 | SGND | Signal Ground: Ground connection of control section. Connect all pins to common ground plane. |
| 18 | SYNC | Frequency Synchronization (Input): Optional clock input. Connect to external clock signal to synchronize oscillator. Leading edge of signal above 1.7V terminates switching cycle. Connect to SGND if not used. |
| 19 | BIAS | Bias Supply: Internal 3.3 V bias supply output. Decouple with $0.01 \mu \mathrm{~F}$ bypass capacitor to SGND. Do not apply any external load. |
| 20 | EN | Enable (Input): Logic high enables operation. Logic low shuts down regulator. Do not allow pin to float. |

## Absolute Maximum Ratings

Supply Voltage [100ms transient] ( $\mathrm{V}_{\mathrm{IN}}$ ) .......................... 20 V
Output Switch Voltage ( $\mathrm{V}_{\mathrm{SW}}$ ) 20V
Output Switch Current $\left(I_{S W}\right)$ 5.0A

## Operating Ratings

Junction Temperature Range $\left(\mathrm{T}_{\mathrm{J}}\right)$........... $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$

## Electrical Characteristics

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, bold indicates $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 85^{\circ} \mathrm{C}$; unless noted.

| Parameter | Condition | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage | $\left(\mathrm{V}_{\text {IN }}\right)$ operating range | 4.5 |  | 18 | V |
| Supply Current | PWM mode |  | 5 |  | mA |
|  | skip mode, switch off |  | 600 |  | $\mu \mathrm{A}$ |
|  | $\mathrm{V}_{\mathrm{EN}}=0 \mathrm{~V}$ |  | 1 |  | $\mu \mathrm{A}$ |
| Reference Voltage |  |  | 1.245 |  | V |
| Bias Regulator Output Voltage | $\left(\mathrm{V}_{\text {BIAS }}\right)$ |  | 3.30 |  | V |
| Undervoltage Lockout | upper threshold |  | 4.4 |  | V |
|  | lower threshold |  | 4.3 |  | V |
| Feedback Bias Current | $\left(\mathrm{I}_{\mathrm{FB}}\right)$ adjustable versions |  | 50 |  | nA |
|  | $\left(\mathrm{I}_{\mathrm{FB}}\right)$ fixed versions |  | 23 |  | $\mu \mathrm{A}$ |
| Error Amplifier Gain | $0.4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{COMP}} \leq 1.0 \mathrm{~V}$ |  | 15 |  |  |
| Error Amplifier Output Swing | upper limit |  | 1.5 |  | V |
|  | lower limit |  | 0.1 |  | V |
| Error Amplifier Output Current | source |  | 30 |  | $\mu \mathrm{A}$ |
|  | sink |  | 30 |  | $\mu \mathrm{A}$ |
| Oscillator Frequency |  |  | 200 |  | kHz |
| Maximum Duty Cycle | $\mathrm{V}_{\mathrm{FB}}=1.0 \mathrm{~V}$ | 100 |  |  | \% |
| Minimum On-Time | $\mathrm{V}_{\mathrm{FB}}=1.5 \mathrm{~V}$ |  | 250 |  | ns |
| $\overline{\overline{\text { PWM }} \text { Threshold }}$ |  |  | 1.6 |  | V |
| $\overline{\overline{P W M}}$ Source Current | $\mathrm{V}_{\mathrm{FB}}=1.2 \mathrm{~V}$ |  | 10 |  | $\mu \mathrm{A}$ |
| Current Limit | PWM mode |  | 4.4 |  | A |
|  | skip mode |  | 600 |  | mA |
| Switch On-Resistance | $\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}, \mathrm{I}_{\text {SW }}=1 \mathrm{~A}$ |  | 0.10 |  | $\Omega$ |
| Output Switch Leakage | $\mathrm{V}_{\text {SW }}=18 \mathrm{~V}$ |  | 1 |  | $\mu \mathrm{A}$ |
| Enable Threshold |  |  | 1.3 |  | V |
| Sync Frequency Range |  | 220 |  | 300 | kHz |
| Sync Threshold |  |  | 1.6 |  | V |
| Sync Minimum Pulse Width |  | 500 |  |  | ns |
| Minimum Switch Current for PWM Operation | $\mathrm{V}_{\mathrm{IN}}-\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ |  | 220 |  | mA |
|  | $\mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {OUT }}=3 \mathrm{~V}$ |  | 400 |  | mA |

General Note: Devices are ESD sensitive. Handling precautions recommended.

## Block Diagram



## Functional Description

Micrel's MIC2177 is a synchronous buck regulator that operates from an input voltage of 4.5 V to 18 V and provides a regulated output voltage of 1.25 V to 18 V . It has internal power MOSFETs that supply up to 2.5 A of load current and operates with up to $100 \%$ duty cycle to allow low-dropout operation. To optimize efficiency, the MIC2177 operates in PWM and skip mode. Skip mode provides the best efficiency when load current is less than 200 mA , while PWM mode is more efficient at higher current. A patented technique allows the MIC2177 to automatically select the correct operating mode as the load current changes.
During PWM operation, the MIC2177 uses current-mode control which provides superior line regulation and makes the control loop easier to compensate. The PWM switching frequency is set internally to 200 kHz and can be synchronized to an external clock frequency up to 300 kHz . Other features include a low-current shutdown mode, current limit, undervoltage lockout, and thermal shutdown. See the following sections for details.

## Switch Output

The switch output (SW) is a half H -bridge consisting of a highside P-channel and low-side N-channel power MOSFET. These MOSFETs have a typical on-resistance of $100 \mathrm{~m} \Omega$ when the MIC2177 operates from a 12V supply. Antishootthrough circuitry prevents the P -channel and N -channel from turning on at the same time.

## Current Limit

The MIC2177 uses pulse-by-pulse current limiting to protect the output. During each switching period, a current limit comparator detects if the P-channel current exceeds 4.4A. When it does, the P -channel is turned off until the next switching period begins.

## Undervoltage Lockout

Undervoltage lockout (UVLO) turns off the output when the input voltage $\left(\mathrm{V}_{\mathbb{I N}}\right)$ is too low to provide sufficient gate drive for the output MOSFETs. It prevents the output from turning on until $\mathrm{V}_{\mathrm{IN}}$ exceeds 4.4 V . Once operating, the output will not shut off until $\mathrm{V}_{\mathbb{I N}}$ drops below 4.3V.

## Thermal Shutdown

Thermal shutdown turns off the output when the MIC2177 junction temperature exceeds the maximum value for safe operation. After thermal shutdown occurs, the output will not turn on until the junction temperature drops approximately $10^{\circ} \mathrm{C}$.

## Shutdown Mode

The MIC2177 has a low-current shutdown mode that is controlled by the enable input (EN). When a logic 0 is applied to EN, the MIC2177 is in shutdown mode and its quiescent current drops to less than $5 \mu \mathrm{~A}$.

## Internal Bias Regulator

An internal 3.3V regulator provides power to the MIC2177 control circuits. This internal supply is brought out to the BIAS pin for bypassing by an external $0.01 \mu \mathrm{~F}$ capacitor. Do not connect any external load to the BIAS pin. It is not designed to provide an external supply voltage.

## Frequency Synchronization

The MIC2177 operates at a preset switching frequency of 200 kHz . It can be synchronized to a higher frequency by connecting an external clock to the SYNC pin. The SYNC pin is a logic level input that synchronizes the oscillator to the rising edge of an external clock signal. It has a frequency range of $220 \mathrm{kHz}-300 \mathrm{kHz}$, and can operate with a minimum pulse-width of 500 ns . If synchronization is not required, connect SYNC to ground.

## Low-Dropout Operation

Output regulation is maintained in PWM or skip mode even when the difference between $\mathrm{V}_{\text {IN }}$ and $\mathrm{V}_{\mathrm{OUT}}$ decreases below 1 V . As $\mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {OUT }}$ decreases, the duty cycle increases until it reaches $100 \%$. At this point, the P -channel is kept on for several cycles at a time, and the output stays in regulation until $\mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {OUT }}$ falls below the dropout voltage (dropout voltage $=\mathrm{P}$-channel on resistance $\times$ load current).

## PWM-Mode Operation

Refer to "PWM Mode Functional Diagram" which is a simplified block diagram of the MIC2177 operating in PWM mode with its associated waveforms.
When operating in PWM mode, the output P-channel and N channel MOSFETs are alternately switched on at a constant frequency and variable duty cycle. A switching period begins when the oscillator generates a reset pulse. This pulse resets the RS latch which turns on the P-channel and turns off the N -channel. During this time, inductor current ( $\mathrm{I}_{\mathrm{L} 1}$ ) increases and energy is stored in the inductor. The current sense amplifier (I ${ }_{\text {SENSE }} A m p$ ) measures the P-channel drain-tosource voltage and outputs a voltage proportional to $\mathrm{I}_{\mathrm{L} 1}$. The output of $I_{\text {SENSE }} A m p$ is added to a sawtooth waveform (corrective ramp) generated by the oscillator, creating a composite waveform labeled $\mathrm{I}_{\text {SENSE }}$ on the timing diagram. When I SENSE is greater than the error amplifier output, the PWM comparator will set the RS latch which turns off the Pchannel and turns on the N -channel. Energy is then discharged from the inductor and $\mathrm{I}_{\mathrm{L} 1}$ decreases until the next switching cycle begins. By varying the P-channel on-time (duty cycle), the average inductor current is adjusted to whatever value is required to regulate the output voltage.
The MIC2177 uses current-mode control to adjust the duty cycle and regulate the output voltage. Current-mode control has two signal loops that determine the duty cycle. One is an outer loop that senses the output voltage, and the other is a faster inner loop that senses the inductor current. Signals from these two loops control the duty cycle in the following way: $\mathrm{V}_{\text {OUT }}$ is fed back to the error amplifier which compares the feedback voltage ( $\mathrm{V}_{\mathrm{FB}}$ ) to an internal reference voltage $\left(\mathrm{V}_{\text {REF }}\right)$. When $\mathrm{V}_{\text {OUT }}$ is lower than its nominal value, the error amplifier output voltage increases. This voltage then intersects the current-sense waveform later in switching period which increases the duty cycle and average inductor current. If $\mathrm{V}_{\text {OUT }}$ is higher than nominal, the error amplifier output voltage decreases, reducing the duty cycle.
The PWM control loop is stabilized in two ways. First, the inner signal loop is compensated by adding a corrective ramp to the output of the current sense amplifier. This allows the regulator to remain stable when operating at greater than
$50 \%$ duty cycle. Second, a series resistor-capacitor load is connected to the error amplifier output (COMP pin). This places a pole-zero pair in the regulator control loop.
One more important item is synchronous rectification. As mentioned earlier, the N-channel output MOSFET is turned on after the P-channel turns off. When the N -channel turns on, its on-resistance is low enough to create a short across the output diode. As a result, inductor current flows through the N -channel and the voltage drop across it is significantly lower than a diode forward voltage. This reduces power dissipation and improves efficiency to greater than $95 \%$ under certain operating conditions.
To prevent shoot through current, the output stage employs break-before-make circuitry that provides approximately 50 ns of delay from the time one MOSFET turns off and the other turns on. As a result, inductor current briefly flows through the output diode during this transition.

## Skip-Mode Operation

Refer to "Skip Mode Functional Diagram" which is a simplified block diagram of the MIC2177 operating in skip mode and its associated waveforms.
Skip-mode operation turns on the output P-channel at a frequency and duty cycle that is a function of $\mathrm{V}_{\text {IN }}, \mathrm{V}_{\mathrm{OUT}}$, and the output inductor value. While in skip mode, the N -channel is kept off to optimize efficiency by reducing gate charge dissipation. $\mathrm{V}_{\text {OUT }}$ is regulated by skipping switching cycles that turn on the P -channel.
To begin analyzing MIC2177 skip-mode operation, assume the skip-mode comparator output is high and the latch output has been reset to a logic 1. This turns on the P-channel and causes $I_{L 1}$ to increase linearly until it reaches a current limit of 600 mA . When $\mathrm{I}_{\mathrm{L} 1}$ reaches this value, the current limit comparator sets the RS latch output to logic 0 , turning off the P-channel. The output switch voltage $\left(\mathrm{V}_{\mathrm{SW}}\right)$ then swings from $\mathrm{V}_{\text {IN }}$ to 0.4 V below ground, and $\mathrm{I}_{\mathrm{L} 1}$ flows through the Schottky diode. L1 discharges its energy to the output and $\mathrm{I}_{\mathrm{L} 1}$ decreases to zero. When $\mathrm{I}_{\mathrm{L} 1}=0, \mathrm{~V}_{\mathrm{SW}}$ swings from -0.4 V to $\mathrm{V}_{\text {OUT }}$, and this triggers a one-shot that resets the RS latch. Resetting the RS latch turns on the P-channel, which begins another switching cycle.
The skip-mode comparator regulates $\mathrm{V}_{\text {OUT }}$ by controlling when the MIC2177 skips cycles. It compares $\mathrm{V}_{\mathrm{FB}}$ to $\mathrm{V}_{\text {REF }}$ and has 10 mV of hysteresis to prevent oscillations in the control loop. When $V_{F B}$ is less than $V_{R E F}-5 m V$, the comparator output is logic 1 , allowing the P -channel to turn on. Conversely, when $\mathrm{V}_{F B}$ is greater than $\mathrm{V}_{\text {REF }}+5 \mathrm{mV}$, the P -channel is turned off.
Note that this is a self-oscillating topology which explains why the switching frequency and duty cycle are a function of $\mathrm{V}_{\mathrm{IN}_{\mathrm{N}}}, \mathrm{V}_{\text {OUT }}$, and the value of L 1 . It has the unique feature (for a pulse-skipping regulator) of supplying the same value of maximum load current for any value of $\mathrm{V}_{\mathrm{IN}}, \mathrm{V}_{\mathrm{OUT}}$, or L1. This allows the MIC2177 to always supply up to 290 mA of load current (lloAD) when operating in skip mode.

## Changing from PWM to Skip Mode

Refer to "Block Diagram" for circuits described in the following sections.
The MIC2177 automatically changes from PWM to skip mode operation when $I_{\text {LOAD }}$ drops below a minimum value. $I_{\text {MIN }}$ is determined indirectly by detecting when the peak inductor current $\left.{ }^{( } \mathrm{L}_{\text {(peak) }}\right)$ is less than 420 mA . This is done by the minimum current comparator which detects if the output P Channel current equals 420 mA during each switching cycle. If it does not, the PWM/skip-mode select logic places the MIC2177 into skip-mode operation.
The value of $\mathrm{I}_{\text {MIN }}$ that corresponds to $\mathrm{I}_{\mathrm{L} 1 \text { (peak) }}=420 \mathrm{~mA}$ is given by the following equation:

$$
\mathrm{I}_{\mathrm{MIN}}=\frac{420 \mathrm{~mA}-\Delta \mathrm{I}_{\mathrm{L} 1}}{2}
$$

Where:

$$
\Delta \mathrm{L}_{\mathrm{L} 1}=\text { inductor ripple current }
$$

This equation shows $I_{\text {MIN }}$ varies as a function of $\Delta \mathrm{I}_{\mathrm{L}}$. Therefore, the user must select an inductor value that results in $I_{\text {MIN }}=200 \mathrm{~mA}$ when $I_{L \text { (peak) }}=420 \mathrm{~mA}$. The formulas for calculating the correct inductor value are given in the "Applications Information" section. Note that $\Delta I_{\mathrm{L}}$ varies as a function of input voltage, and this also causes $\mathrm{I}_{\text {MIN }}$ to vary. In applications where the input voltage changes by a factor of two, $I_{\text {MIN }}$ will typically vary from 130 mA to 250 mA .
During low-dropout operation, the minimum current threshold circuit reduces the minimum value of $\mathrm{I}_{\mathrm{L} 1 \text { (peak) }}$ for PWM operation. This compensates for $\Delta L_{L 1}$ decreasing to almost zero when the difference between $\mathrm{V}_{\text {IN }}$ and $\mathrm{V}_{\mathrm{OUT}}$ is very low.

## Changing from Skip to PWM Mode

The MIC2177 will automatically change from skip to PWM mode when $\mathrm{L}_{\text {LOAD }}$ exceeds 290 mA . During skip-mode operation, the MIC2177 can supply a maximum I LOAD of approximately 290 mA , and when $\mathrm{I}_{\text {LOAD }}$ exceeds this limit, $\mathrm{V}_{\text {OUT }}$ will fall below its nominal value. The MIC2177 will detect this and begin operating in PWM mode. Note that the maximum value of $\mathrm{I}_{\text {LOAD }}$ for skip mode is greater than the minimum value required for PWM mode. This current hysteresis prevents the MIC2177 from toggling between modes when I LOAD is in the range of 100 mA to 300 mA .
The low output comparator determines when $\mathrm{V}_{\text {OUT }}$ is low enough for the regulator to change operating modes. It detects when the feedback voltage is $3 \%$ below nominal, and pulls the $\overline{\text { PWM }}$ pin to ground. When PWM is less than 1.6 V , the PWM/skip-mode select logic places the MIC2177 into PWM operation. The external 1nF capacitor connected to $\overline{\mathrm{PWM}}$ is charged by a $10 \mu \mathrm{~A}$ current source after the regulator begins operating in PWM mode. As a result, $\overline{\text { PWM stays }}$ below 1.6 V for several switching cycles after PWM operation begins, forcing the MIC2177 to remain in PWM mode during this transition.

## External PWM-Mode Selection

The MIC2177 can be forced to operate in only PWM mode by connecting $\overline{\mathrm{PWM}}$ to ground. This prevents skip-mode operation in applications that are sensitive to switching noise.

## PWM-Mode Functional Diagram



## Skip-Mode Functional Diagram



## Application Information

## Feedback Resistor Selection (Adjustable Version)

The output voltage is configured by connecting an external resistive divider to the FB pin as shown in "MIC2177 Block Diagram." The ratio of R1 to R2 determines the output voltage. To optimize efficiency during low output current operation, R2 should not be less than $20 \mathrm{k} \Omega$. However, to prevent feedback error due to input bias current at the FB pin, R2 should not be greater than $100 \mathrm{k} \Omega$. After selecting R2, calculate R1 using the following formula:

$$
\mathrm{R} 1=\mathrm{R} 2\left[\left(\frac{\mathrm{~V}_{\mathrm{OUT}}}{1.245 \mathrm{~V}}\right)-1\right]
$$

## Input Capacitor Selection

The input capacitor is selected for its RMS current and voltage rating and should be a low ESR (equivalent series resistance) electrolytic or tantalum capacitor. As a rule-ofthumb, the voltage rating for a tantalum capacitor should be twice the value of $\mathrm{V}_{\mathbb{N}}$, and the voltage rating for an electrolytic should be $40 \%$ higher than $\mathrm{V}_{\text {IN }}$. The RMS current rating must be equal or greater than the maximum RMS input ripple current. A simple, worst-case formula for calculating this RMS current is:

$$
\mathrm{I}_{\mathrm{RMS}(\text { max })}=\frac{\mathrm{IOAD}(\text { max })}{2}
$$

Tantalum capacitors are a better choice for applications that require the most compact layout or operation below $0^{\circ} \mathrm{C}$. The input capacitor must be located very close to the VIN pin (within 0.2 inches, 5 mm ). Also place a $0.1 \mu \mathrm{~F}$ ceramic bypass capacitor as close as possible to VIN.

## Inductor Selection

The inductor must be at least a minimum value in order for the MIC2177 to change from PWM to skip mode at the correct value of output current. This minimum value ensures the inductor ripple current never exceeds 600 mA , and is calculated using the following formula:

$$
\mathrm{L}_{\mathrm{MIN}}=\mathrm{V}_{\text {OUT }}\left(\frac{1-\mathrm{V}_{\text {OUT }}}{\mathrm{V}_{\mathrm{IN}(\max )}}\right) \times 9.17 \mu \mathrm{H} / \mathrm{V}
$$

Where:
$\mathrm{V}_{\mathrm{IN}(\text { max })}=$ maximum input voltage
In general, a value at least $20 \%$ greater than $\mathrm{L}_{\text {MIN }}$ should be selected because inductor values have a tolerance of $\pm 20 \%$. Two other parameters to consider in selecting an inductor are winding resistance and peak current rating. The inductor must have a peak current rating equal or greater than the peak inductor current. Otherwise, the inductor may saturate, causing excessive current in the output switch. Also, the inductor's core loss may increase significantly. Both of these effects will degrade efficiency. The formula for peak inductor current is:

$$
I_{\text {L(peak })}=I_{\mathrm{LOAD}(\text { max })}+300 \mathrm{~mA}
$$

To maximize efficiency, the inductor's resistance must be less than the output switch on-resistance (preferably $50 \mathrm{~m} \Omega$ or less).

## Output Capacitor Selection

Select an output capacitor that has a low value of ESR. This parameter determines a regulator's output ripple voltage $\left(V_{\text {RIPPLE }}\right)$ which is generated by $\Delta I_{L} \times E S R$. As mentioned in "Inductor Selection," the maximum value for $\Delta I_{\mathrm{L}}$ is 600 mA . Therefore, the maximum value of ESR is:

$$
E \mathrm{ER}_{\text {MAX }}=\frac{600 \mathrm{~mA}}{\mathrm{~V}_{\text {RIPPLE }}}
$$

Where:

$$
\mathrm{V}_{\text {RIPPLE }}<1 \% \text { of } \mathrm{V}_{\text {OUT }}
$$

Typically, capacitors in the range of $100 \mu \mathrm{~F}$ to $220 \mu \mathrm{~F}$ have ESR less than this maximum value. The output capacitor can be either a low ESR electrolytic or tantalum capacitor, but tantalum is a better choice for compact layout and operation at temperatures below $0^{\circ} \mathrm{C}$. The voltage rating of a tantalum capacitor must be $2 \times \mathrm{V}_{\mathrm{OUT}}$, and the voltage rating of an electrolytic must be $1.4 \times \mathrm{V}_{\text {OUT }}$.

## Output Diode Selection

In PWM operation, inductor current flows through the output diode approximately 50 ns during the dead time when one output MOSFET turns off and the other turns on. In skip mode, the inductor current flows through the diode during the entire P-channel off time. The correct diode for both of these conditions is a 1 A diode with a reverse voltage rating greater than $\mathrm{V}_{\mathrm{IN}}$. It must be a Schottky or ultrafast-recovery diode ( $\mathrm{t}_{\mathrm{R}}<100 \mathrm{~ns}$ ) to minimize power dissipation from the diode's reverse-recovery charge.

## Compensation

Compensation is provided by connecting a series RC load to the COMP pin. This creates a pole-zero pair in the regulator control loop, allowing the regulator to remain stable with enough low frequency loop-gain for good load and line regulation. At higher frequencies, pole-zero reduces loopgain to a level referred to as the mid-band gain. The mid-band gain is low enough so that the loop gain crosses 0dB with sufficient phase margin. Typical values for the RC load are $1 \mathrm{nF}-3.3 \mathrm{nF}$ for the capacitor and $5 \mathrm{k} \Omega-20 \mathrm{k} \Omega$ for the resistor.

## Printed Circuit Board Layout

A well designed PC board will prevent switching noise and ground bounce from interfering with the operation of the MIC2177. A good design takes into consideration component placement and routing of power traces.
The first thing to consider is the locations of the input capacitor, inductor, output diode, and output capacitor. The input capacitor must be placed very close to the VIN pin, the inductor and output diode very close to the SW pin, and the output capacitor near the inductor. These components pass large high-frequency current pulses, so they must use short, wide power traces. In addition, their ground pins and PGND are connected to a ground plane that is nearest the power supply ground bus.

The feedback resistors, RC compensation network, and BIAS pin bypass capacitor should be located near their respective pins. To prevent ground bounce, their ground traces and SGND should not be in the path of switching
currents returning to the power supply ground bus. SGND and PGND should be tied together by a ground plane that extends under the MIC2177.


Figure 1. MIC2177 4.5V-18V to 3.3/1A Regulator

MIC2178

### 2.5A Synchronous Buck Regulator

## Advance Information

## General Description

The Micrel MIC2178 is a 200kHz synchronous buck (stepdown) switching regulator designed for high-efficiency, bat-tery-powered applications.
The MIC2178 operates from a 4.5 V to 18 V input and features internal power MOSFETs that can supply up to 2.5A output current. It can operate with a maximum duty cycle of $100 \%$ for use in low-dropout conditions. It also features a shutdown mode that reduces quiescent current to less than $5 \mu \mathrm{~A}$.
The MIC2178 achieves high efficiency over a wide output current range by operating in either PWM or skip mode. The operating mode is externally selected, typically by an intelligent system, which chooses the appropriate mode according to operating conditions, efficiency, and noise requirements. The switching frequency is preset to 200 kHz and can be synchronized to an external clock signal of up to 300 kHz .
The MIC2178 uses current-mode control with internal current sensing. Current-mode control provides superior line regulation and makes the regulator control loop easy to compensate. The output is protected with pulse-by-pulse current limiting and thermal shutdown. Undervoltage lockout turns the output off when the input voltage is less than 4.5 V .
The MIC2178 and is packaged in a 20-lead wide power SOIC package with an operating temperature range of $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.
Consider the MIC2177 for automatic selection of PWM or skip-mode operation.

## Features

- 4.5 V to 18 V input voltage range
- Dual-mode operation for high efficiency (up to $96 \%$ )

PWM mode for > 200 mA load current
Skip mode for < 200mA load current

- $100 \mathrm{~m} \Omega$ internal power MOSFETs at 12 V input
- 200 kHz preset switching frequency
- Low quiescent current
1.0 mA in PWM mode
$600 \mu \mathrm{~A}$ in skip mode
$<5 \mu \mathrm{~A}$ in shutdown mode
- Current-mode control

Simplified loop compensation
Superior line regulation

- $100 \%$ duty cycle for low dropout operation
- Current limit
- Thermal shutdown
- Undervoltage lockout


## Applications

- High-efficiency, battery-powered supplies
- Buck (step-down) dc-to-dc converters
- Palmtop computers
- Laptop computers
- Cellular telephones
- Hand-held instruments


## Typical Application




## Ordering Information

| Part Number | Voltage | Temperature Range | Package |
| :--- | :---: | :---: | :---: |
| MIC2178BWM | Adjustable | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 20-lead Wide SOIC |
| MIC2178-3.3BWM | 3.3 V | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 20-lead Wide SOIC |
| MIC2178-5.0BWM | 5.0 V | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 20-lead Wide SOIC |

## Pin Configuration



## 20-Lead Wide Power SOIC

## Pin Description

| Pin Number | Pin Name | Pin Function |
| :---: | :---: | :---: |
| 1, 2, 9 | VIN | Supply Voltage (Input): Requires bypass capacitor to PGND. All three pins must be connected to $\mathrm{V}_{\mathrm{IN}}$. |
| 3, 8 | SW | Switch (Output): Internal power MOSFET output switches. Both pins must be externally connected together. |
| 4, 5, 6, 7 | PGND | Power Ground: Connect all pins to central ground point. |
| 10 | $\overline{\text { PWM }}$ | PWM/Skip-Mode Control (Input): Logic-level input. Controls regulator operating mode. Logic low enables PWM mode. Logic high enables skip mode. Do not allow pin to float. |
| 11 | PWRGD | Error Flag (Output): Open-drain output. Active low when FB input is $10 \%$ below the reference voltage ( $\mathrm{V}_{\mathrm{REF}}$ ). |
| 12 | FB | Feedback (Input): Connect to output voltage divider resistors. |
| 13 | COMP | Compensation: Output of internal error amplifier. Connect capacitor or series RC network to compensate the regulator control loop. |
| 14, 15, 16, 17 | SGND | Signal Ground: Connect all pins to ground, PGND*. |
| 18 | SYNC | Frequency Synchronization (Input): Optional. Connect an external clock signal to synchronize the oscillator. Leading edge of signal above 1.7V terminates switching cycle. Connect to SGND if not used. |
| 19 | BIAS | Internal 3.3V Bias Supply: Decouple with $0.01 \mu \mathrm{~F}$ bypass capacitor to SGND. Do not apply any external load. |
| 20 | EN | Enable (Input): Logic high enables operation. Logic low shuts down regulator. Do not allow pin to float. |

## Absolute Maximum Ratings

Input Voltage [100ms transient] (VIN $)$......................... +20 V
Output Switch Voltage ( $\mathrm{V}_{\mathrm{SW}}$ ) ..................................... 20 V
Output Switch Current (Isw) ........................................5.0A
Logic Input Voltage $\left(\mathrm{V}_{\mathrm{SYNC}}, \mathrm{V}_{\mathrm{EN}}, \mathrm{V}_{\mathrm{PWM}}\right) \ldots . .-0.3 \mathrm{~V}$ to +20 V

## Operating Ratings

Input Voltage $\left(\mathrm{V}_{\mathrm{IN}}\right)$...................................... +4.5 V to +18 V Junction Temperature Range $\left(\mathrm{T}_{\mathrm{J}}\right)$........... $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$

## Electrical Characteristics

$\mathrm{V}_{\text {IN }}=7 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, bold indicates $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}$; unless noted.

| Parameter | Condition | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage | $\left(\mathrm{V}_{\text {IN }}\right)$ operating range | 4.5 |  | 18 | V |
| Supply Current | PWM mode |  | 1.0 |  | mA |
|  | skip mode, switch off |  | 600 |  | $\mu \mathrm{A}$ |
|  | $\mathrm{V}_{\mathrm{EN}}=0 \mathrm{~V}$ |  | 10 |  | $\mu \mathrm{A}$ |
| Reference Voltage |  |  | 1.245 |  | V |
| Bias Regulator Output Voltage | $\left(\mathrm{V}_{\text {BIAS }}\right)$ |  | 3.30 |  | V |
| Undervoltage Lockout | upper threshold |  | 4.4 |  | V |
|  | lower threshold |  | 4.3 |  | V |
| Feedback Bias Current | ( $\mathrm{I}_{\mathrm{FB}}$ ) adjustable versions ( $I_{\text {FB }}$ ) fixed versions |  | $\begin{aligned} & 50 \\ & 26 \end{aligned}$ |  | $\begin{aligned} & \mathrm{nA} \\ & \mu \mathrm{~A} \end{aligned}$ |
| Error Amplifier Gain | $0.4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{COMP}} \leq 1.0 \mathrm{~V}$ |  | 15 |  |  |
| Error Amplifier Output Swing | upper limit |  | 1.5 |  | V |
|  | lower limit |  | 0.1 |  | V |
| Error Amplifier Output Current | source |  | 30 |  | $\mu \mathrm{A}$ |
|  | sink |  | 30 |  | $\mu \mathrm{A}$ |
| Oscillator Frequency | 200kHz versions |  | 200 |  | kHz |
| Maximum Duty Cycle | $\mathrm{V}_{\mathrm{FB}}=1 \mathrm{~V}$ | 100 |  |  | \% |
| Minimum On-Time | $\mathrm{V}_{\mathrm{FB}}=1.5 \mathrm{~V}$ |  | 250 |  | ns |
| $\overline{\overline{P W M}}$ Reset Capacitor Charge Current | $\mathrm{V}_{\mathrm{FB}}=1.2 \mathrm{~V}$ |  | 10 |  | $\mu \mathrm{A}$ |
| Current Limit | PWM mode |  | 4.4 |  | A |
|  | skip mode |  | 600 |  | mA |
| PWRGD Threshold Voltage |  |  | 1.13 |  | V |
| Switch On-Resistance | $\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}, \mathrm{I}_{\text {SW }}=1 \mathrm{~A}$ |  | 0.1 |  | $\Omega$ |
| Output Switch Leakage | $\mathrm{V}_{\text {SW }}=18 \mathrm{~V}$ |  | 1 |  | $\mu \mathrm{A}$ |
| Enable Threshold |  | 1.6 |  |  | V |
| Sync Frequency Range |  | 220 |  | 300 | kHz |
| Sync Threshold |  | 1.6 |  |  | V |
| Sync Minimum Pulse Width |  | 500 |  |  | ns |
| $\overline{\overline{\text { PWM }} \text { Threshold }}$ |  | 1.6 |  |  | V |

General Note: Devices are ESD sensitive. Handling precautions recommended.

## Typical Characteristics




## Block Diagram



## Functional Description

Micrel's MIC2178 is a synchronous buck regulator that operates from an input voltage of 4.5 V to 18 V and provides a regulated output voltage of 1.25 V to 18 V . Its has internal power MOSFETs that supply up to 2.5 A load current and operates with up to $100 \%$ duty cycle to allow low-dropout operation. To optimize efficiency, the MIC2178 operates in PWM and skip mode. Skip mode provides the best efficiency when load current is less than 200 mA , while PWM mode is more efficient at higher current. PWM or skip-mode operation is selected externally, allowing an intelligent system (i.e. microprocessor controlled) to select the correct operating mode for efficiency and noise requirements.
During PWM operation, the MIC2178 uses current-mode control which provides superior line regulation and makes the control loop easier to compensate. The PWM switching frequency is set internally to 200 kHz and can be synchronized to an external clock frequency up to 300 kHz . Other features include a low-current shutdown mode, current limit, undervoltage lockout, and thermal shutdown. See the following sections for more detail.

## Switch Output

The switch output (SW) is a half H -bridge consisting of a highside P-channel and low-side N-channel power MOSFET. These MOSFETs have a typical on-resistance of $100 \mathrm{~m} \Omega$ when the MIC2178 operates from a 12 V supply. Antishootthrough circuitry prevents the P -channel and N -channel from turning on at the same time.

## Current Limit

The MIC2178 uses pulse-by-pulse current limiting to protect the output. During each switching period, a current limit comparator detects if the P-Channel current exceeds 4.4A. When it does, the P-channel is turned off until the next switching period begins.

## Undervoltage Lockout

Undervoltage lockout (UVLO) turns off the output when the input voltage $\left(\mathrm{V}_{\text {IN }}\right)$ is to low to provide sufficient gate drive for the output MOSFETs. It prevents the output from turning on until $\mathrm{V}_{\mathrm{IN}}$ exceeds 4.4 V . Once operating, the output will not shut off until $\mathrm{V}_{\mathbb{I N}}$ drops below 4.3V.

## Thermal Shutdown

Thermal shutdown turns off the output when the MIC2178 junction temperature exceeds the maximum value for safe operation. After thermal shutdown occurs, the output will not turn on until the junction temperature drops approximately $10^{\circ} \mathrm{C}$.

## Shutdown Mode

The MIC2178 has a low-current shutdown mode that is controlled by the enable input (EN). When a logic 0 is applied to EN, the MIC2178 is in shutdown mode, and its quiescent current drops to less than $5 \mu \mathrm{~A}$.

## Internal Bias Regulator

An internal 3.3V regulator provides power to the MIC2178 control circuits. This internal supply is brought out to the BIAS pin for bypassing by an external $0.01 \mu \mathrm{~F}$ capacitor. Do not
connect an external load to the BIAS pin. It is not designed to provide an external supply voltage.

## Frequency Synchronization

The MIC2178 operates at a preset switching frequency of 200 kHz . It can be synchronized to a higher frequency by connecting an external clock to the SYNC pin. The SYNC pin is a logic level input that synchronizes the oscillator to the rising edge of an external clock signal. It has a frequency range of $220 \mathrm{kHz}-300 \mathrm{kHz}$, and can operate with a minimum pulse width of 500 ns . If synchronization is not required, connect SYNC to ground.

## Power Good Flag

The power good flag (PWRGD) is an error flag that alerts a system when the output is not in regulation. When the output voltage is $10 \%$ below its nominal value, PWRGD is logic low, signaling that $\mathrm{V}_{\text {OUT }}$ is to low. PWRGD is an open-drain output that can sink 1 mA from a pull-up resistor connected to $\mathrm{V}_{\mathbb{I N}}$.

## Low-Dropout Operation

Output regulation is maintained in PWM or skip mode even when the difference between $\mathrm{V}_{\text {IN }}$ and $\mathrm{V}_{\text {OUT }}$ decreases below 1 V . As $\mathrm{V}_{\mathbb{I N}}-\mathrm{V}_{\mathrm{OUT}}$ decreases, the duty cycle increases until it reaches $100 \%$. At this point, the P -channel is kept on for several cycles at a time, and the output stays in regulation until $\mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {OUT }}$ falls below the dropout voltage (dropout voltage $=\mathrm{P}$-channel on-resistance $\times$ load current).

## PWM-Mode Operation

Refer to "PWM Mode Functional Diagram" which is a simplified block diagram of the MIC2178 operating in PWM mode and its associated waveforms.
When operating in PWM mode, the output P-channel and Nchannel MOSFETs are alternately switched on at a constant frequency and variable duty cycle. A switching period begins when the oscillator generates a reset pulse. This pulse resets the RS latch which turns on the P-channel and turns off the N -channel. During this time, inductor current ( $\mathrm{I}_{\mathrm{L} 1}$ ) increases and energy is stored in the inductor. The current sense amplifier ( $I_{\text {SENSE }} A m p$ ) measures the P-channel drain-tosource voltage and outputs a voltage proportional to $\mathrm{I}_{\mathrm{L} 1}$. The output of $I_{\text {SENSE }} A m p$ is added to a sawtooth waveform (corrective ramp) generated by the oscillator, creating a composite waveform labeled $\mathrm{I}_{\text {SENSE }}$ on the timing diagram. When I IENSE is greater than the error amplifier output, the PWM comparator will set the RS latch which turns off the P channel and turns on the N -channel. Energy is then discharged from the inductor and $\mathrm{I}_{\mathrm{L} 1}$ decreases until the next switching cycle begins. By varying the P-channel on-time (duty cycle), the average inductor current is adjusted to whatever value is required to regulate the output voltage.
The MIC2178 uses current-mode control to adjust the duty cycle and regulate the output voltage. Current-mode control has two signal loops that determine the duty cycle. One is an outer loop that senses the output voltage, and the other is a faster inner loop that senses the inductor current. Signals from these two loops control the duty cycle in the following way: $\mathrm{V}_{\text {OUT }}$ is fed back to the error amplifier which compares the feedback voltage ( $\mathrm{V}_{\mathrm{FB}}$ ) to an internal reference voltage
$\left(\mathrm{V}_{\text {REF }}\right)$. When $\mathrm{V}_{\text {OUT }}$ is lower than its nominal value, the error amplifier output voltage increases. This voltage then intersects the current sense waveform later in switching period which increases the duty cycle and the average inductor current. If $\mathrm{V}_{\text {OUT }}$ is higher than nominal, the error amplifier output voltage decreases, reducing the duty cycle.
The PWM control loop is stabilized in two ways. First, the inner signal loop is compensated by adding a corrective ramp to the output of the current sense amplifier. This allows the regulator to remain stable when operating at greater than $50 \%$ duty cycle. Second, a series resistor-capacitor load is connected to the error amplifier output (COMP pin). This places a pole-zero pair in the regulator control loop.
One more important item is synchronous rectification. As mentioned earlier, the N-channel output MOSFET is turned on after the P -channel turns off. When the N -channel turns on, its on-resistance is low enough to create a short across the output diode. As a result, inductor current flows through the N -channel and the voltage drop across it is significantly lower than a diode forward voltage. This reduces power dissipation and improves efficiency to greater than 95\% under certain operating conditions.
To prevent shoot through current, the output stage employs break-before-make circuitry that provides approximately 50 ns of delay from the time one MOSFET turns off and the other turns on. As a result, inductor current briefly flows through the output diode during this transition.

## Skip-Mode Operation

Refer to "Skip Mode Functional Diagram" which is a simplified block diagram of the MIC2178 operating in skip mode and its associated waveforms.
Skip-mode operation turns on the output P-channel at a frequency and duty cycle that is a function of $\mathrm{V}_{\text {IN }}, \mathrm{V}_{\text {OUT }}$, and the output inductor value. While in skip mode, the N -channel is kept off to optimize efficiency by reducing gate charge dissipation. $\mathrm{V}_{\text {OUT }}$ is regulated by skipping switching cycles that turn on the P-channel.
To begin analyzing MIC2178 skip mode operation, assume the skip-mode comparator output is high and the latch output has been reset to a logic 1 . This turns on the P -channel and causes $\mathrm{I}_{\mathrm{L} 1}$ to increase linearly until it reaches a current limit of 600 mA . When $I_{L 1}$ reaches this value, the current limit comparator sets the RS latch output to logic 0 , turning off the

P-channel. The output switch voltage $\left(\mathrm{V}_{\mathrm{SW}}\right)$ then swings from $\mathrm{V}_{\mathrm{IN}}$ to 0.4 V below ground, and $\mathrm{I}_{\mathrm{L} 1}$ flows through the Schottky diode. L1 discharges its energy to the output and $\mathrm{I}_{\mathrm{L} 1}$ decreases to zero. When $\mathrm{I}_{\mathrm{L} 1}=0, \mathrm{~V}_{\mathrm{SW}}$ swings from -0.4 V to $\mathrm{V}_{\text {OUT }}$, and this triggers a one-shot that resets the RS latch. Resetting the RS latch turns on the P-channel, and this begins another switching cycle.
The skip-mode comparator regulates $\mathrm{V}_{\text {OUT }}$ by controlling when the MIC2178 skips cycles. It compares $\mathrm{V}_{\mathrm{FB}}$ to $\mathrm{V}_{\text {REF }}$ and has 10 mV of hysteresis to prevent oscillations in the control loop. When $V_{F B}$ is less than $V_{R E F}-5 \mathrm{mV}$, the comparator output is logic 1 , allowing the P -channel to turn on. Conversely, when $\mathrm{V}_{\mathrm{FB}}$ is greater than $\mathrm{V}_{\mathrm{REF}}+5 \mathrm{mV}$, the P -channel is turned off.
Note that this is a self oscillating topology which explains why the switching frequency and duty cycle are a function of $\mathrm{V}_{\mathbf{I N}}$, $\mathrm{V}_{\text {OUT }}$, and the value of L1. It has the unique feature (for a pulse- skipping regulator) of supplying the same value of maximum load current for any value of $\mathrm{V}_{\mathrm{IN}^{\prime}}, \mathrm{V}_{\mathrm{OUT}}$, or L1. This allows the MIC2178 to always supply up to 290 mA of load current when operating in skip mode.

## Selecting PWM- or Skip-Mode Operation

PWM or skip mode operation is selected by an external logic signal applied to the PWM pin. A logic low places the MIC2178 into PWM mode, and logic high places it into skip mode. Skip mode operation provides the best efficiency when load current is less than 200 mA , and PWM operation is more efficient at higher currents.
The MIC2178 was designed to be used in intelligent systems that determine when it should operate in PWM or skip mode. This makes the MIC2178 ideal for applications where a regulator must guarantee low noise operation when supplying light load currents, such as cellular telephone, audio, and multimedia circuits.
There are two important items to be aware of when selecting PWM or skip mode. First, the MIC2178 can start-up only in PWM mode, and therefore requires a logic low at PWM during start-up. Second, in skip mode, the MIC2178 will supply a maximum load current of approximately 290 mA , so the output will drop out of regulation when load current exceeds this limit. To prevent this from occurring, the MIC2178 should change from skip to PWM mode when load current exceeds 200 mA .

## PWM-Mode Functional Diagram



## Skip-Mode Functional Diagram


$\mathrm{L}_{\mathrm{L}}$


## Application Information

## Feedback Resistor Selection (Adjustable Version)

The output voltage is programmed by connecting an external resistive divider to the FB pin as shown in "MIC2178 Block Diagram." The ratio of R1 to R2 determines the output voltage. To optimize efficiency during low output current operation, R2 should not be less than $20 \mathrm{k} \Omega$. However, to prevent feedback error due to input bias current at the FB pin, R2 should not be greater than $100 \mathrm{k} \Omega$. After selecting R2, calculate R1 with the following formula:

$$
\mathrm{R} 1=\mathrm{R} 2\left(\left(\frac{\mathrm{~V}_{\mathrm{OUT}}}{1.245 \mathrm{~V}}\right)-1\right)
$$

## Input Capacitor Selection

The input capacitor is selected for its RMS current and voltage rating and should be a low ESR (equivalent series resistance) electrolytic or tantalum capacitor. As a rule of thumb, the voltage rating for a tantalum capacitor should be twice the value of $\mathrm{V}_{\mathbb{I N}_{N}}$, and the voltage rating for an electrolytic should be $40 \%$ higher than $\mathrm{V}_{\mathbb{I N}}$. The RMS current rating must be equal or greater than the maximum RMS input ripple current. A simple, worst case formula for calculating this RMS current is:

$$
\mathrm{I}_{\mathrm{RMS}(\max )}=\frac{\mathrm{I}_{\mathrm{LOAD}(\max )}}{2}
$$

Tantalum capacitors are a better choice for applications that require the most compact layout or operation below $0^{\circ} \mathrm{C}$. The input capacitor must be located very close to the VIN pin (within $0.2 \mathrm{in}, 5 \mathrm{~mm}$ ). Also, place a $0.1 \mu \mathrm{~F}$ ceramic bypass capacitor as close as possible to VIN.

## Inductor Selection

The MIC2178 is a current-mode controller with internal slope compensation. As a result, the inductor must be at least a minimum value to prevent subharmonic oscillations. This minimum value is calculated by the following formula:

$$
\mathrm{L}_{\mathrm{MIN}}=\mathrm{V}_{\text {OUT }} \times 3.0 \mu \mathrm{H} / \mathrm{V}
$$

In general, a value at least $20 \%$ greater than $\mathrm{L}_{\text {MIN }}$ should be selected because inductor values have a tolerance of $\pm 20 \%$.
Two other parameters to consider in selecting an inductor are winding resistance and peak current rating. The inductor must have a peak current rating equal or greater than the peak inductor current. Otherwise, the inductor may saturate, causing excessive current in the output switch. Also, the inductor's core loss may increase significantly. Both of these effects will degrade efficiency. The formula for peak inductor current is:

$$
\mathrm{L}_{\mathrm{L}(\text { peak })}=\mathrm{L}_{\mathrm{LOAD}(\text { max })}+\frac{\Delta \mathrm{I}_{\mathrm{L}(\text { max })}}{2}
$$

Where:

$$
\Delta \mathrm{L}_{\mathrm{L}(\text { max })}=\mathrm{V}_{\text {OUT }}\left(1-\frac{\mathrm{V}_{\mathrm{OUT}}}{\mathrm{~V}_{\mathrm{IN}(\text { max })}}\right) \times \frac{5 \mu \mathrm{~s}}{\mathrm{~L}}
$$

To maximize efficiency, the inductor's resistance must be less than the output switch on-resistance (preferably, $50 \mathrm{~m} \Omega$ or less).

## Output Capacitor Selection

Select an output capacitor that has a low value of ESR. This parameter determines a regulator's output ripple voltage ( $\mathrm{V}_{\text {RIPPLE }}$ ) which is generated by $\Delta I_{L} \times$ ESR. Therefore, ESR must be equal or less than a maximum value calculated for a specified $\mathrm{V}_{\text {RIPPLE }}$ (typically less than $1 \%$ of the output voltage) and $\Delta \mathrm{L}_{(\text {max })}$ :

$$
\mathrm{ESR}_{\text {MAX }}=\frac{\mathrm{V}_{\text {RIPPLE }}}{\Delta \mathrm{I}_{\mathrm{L}(\text { max })}}
$$

Typically, capacitors in the range of 100 to $220 \mu \mathrm{~F}$ have ESR less than this maximum value. The output capacitor can be a low ESR electrolytic or tantalum capacitor, but tantalum is a better choice for compact layout and operation at temperatures below $0^{\circ} \mathrm{C}$. The voltage rating of a tantalum capacitor must be $2 \times \mathrm{V}_{\text {OUT }}$, and the voltage rating of an electrolytic must be $1.4 \times \mathrm{V}_{\text {OUT }}$.

## Output Diode Selection

In PWM operation, inductor current flows through the output diode approximately 50 ns during the dead time when one output MOSFET turns off the other turns on. In skip mode, the inductor current flows through the diode during the entire P channel off time. The correct diode for both of these conditions is a 1 A diode with a reverse voltage rating greater than $\mathrm{V}_{\mathrm{IN}}$. It must be a Schottky or ultrafast-recovery diode ( $\mathrm{t}_{\mathrm{R}}<100 \mathrm{~ns}$ ) to minimize power dissipation from the diode's reverse-recovery charge.

## Compensation

Compensation is provided by connecting a series RC load to the COMP pin. This creates a pole-zero pair in the regulator control loop, allowing the regulator to remain stable with enough low frequency loop-gain for good load and line regulation. At higher frequencies, the pole-zero reduces loop-gain to a level referred to as the mid-band gain. The midband gain is low enough so that the loop gain crosses 0db with sufficient phase margin. Typical values for the RC load are 1 nF to 3.3 nF for the capacitor and $5 \mathrm{k} \Omega$ to $20 \mathrm{k} \Omega$ for the resistor.

## Printed Circuit Board Layout

A well designed PC board will prevent switching noise and ground bounce from interfering with the operation of the MIC2178. A good design takes into consideration component placement and routing of power traces.
The first thing to consider is the locations of the input capacitor, inductor, output diode, and output capacitor. The input capacitor must be placed very close to the VIN pin, the inductor and output diode very close to the SW pin, and the output capacitor near the inductor. These components pass large high-frequency current pulses, so they must use short, wide power traces. In addition, their ground pins and PGND are connected to a ground plane that is nearest the power supply ground bus.

The feedback resistors, RC compensation network, and BIAS pin bypass capacitor should be located close to their respective pins. To prevent ground bounce, their ground traces and SGND should not be in the path of switching
currents returning to the power supply ground bus. SGND and PGND should be tied together by a ground plane that extends under the MIC2178.


Figure 1. MIC2178 4.5V-18V to 3.3V/1A Regulator


Figure 2. MIC2178 5.4V-18V to 5V/1A Regulator


Figure 3. MIC2178 12.5V-18V to 12V/1A Regulator


Figure 4. MIC2178 10V-18V to 3.3V/2.5A Regulator


Figure 5. MIC2178 4.5V-10V to 3.3V/1A Regulator


Figure 6. MIC2178 Reversed Battery Protected Regulator


Figure 7. MIC2178 8V-18V to $\pm 5 \mathrm{~V} / 500 \mathrm{~mA}$ Regulator

## Suggested Manufacturers List

| Inductors | Capacitors | Diodes | Transistors |
| :---: | :---: | :---: | :---: |
| Coilcraft 1102 Silver Lake Rd. Cary, IL 60013 tel: (708) 639-2361 fax: (708) 639-1469 | AVX Corp. <br> 801 17th Ave. South <br> Myrtle Beach, SC 29577 <br> tel: (803) 448-9411 <br> fax: (803) 448-1943 | General Instruments (GI) 10 Melville Park Rd. <br> Melville, NY 11747 <br> tel: (516) 847-3222 <br> fax: (516) 847-3150 | Siliconix <br> 2201 Laurelwood Rd. <br> Santa Clara, CA 96056 <br> tel: (800) 554-5565 |
| Coiltronics <br> 6000 Park of Commerce Blvd. <br> Boca Raton, FL 33487 <br> tel: (407) 241-7876 <br> fax: (407) 241-9339 | Sanyo Video Components Corp. 2001 Sanyo Ave. <br> San Diego, CA 92173 <br> tel: (619) 661-6835 <br> fax: (619) 661-1055 | $\begin{aligned} & \text { International Rectifier Corp. } \\ & 233 \text { Kansas St. } \\ & \text { El Segundo, CA } 90245 \\ & \text { tel: (310) 322-3331 } \\ & \text { fax: (310) 322-3332 } \end{aligned}$ |  |
| Bi Technologies 4200 Bonita Place Fullerton, CA tel: (714) 447-2345 fax: (714) 447-2500 | Sprague Electric <br> Lower Main St. <br> 60005 Sanford, ME 04073 <br> tel: (207) 324-4140 | Motorola Inc. <br> MS 56-126 <br> 3102 North 56th St. <br> Phoenix, AZ 85018 <br> tel: (602) 244-3576 <br> fax: (602) 244-4015 |  |

## General Description

The Micrel MIC2179 is a 200kHz synchronous buck (stepdown) switching regulator designed for high-efficiency, bat-tery-powered applications.
The MIC2179 operates from a 4.5 V to 18 V input and features internal power MOSFETs that can supply up to 1.5 A output current. It can operate with a maximum duty cycle of $100 \%$ for use in low-dropout conditions. It also features a shutdown mode that reduces quiescent current to less than $5 \mu \mathrm{~A}$.
The MIC2179 achieves high efficiency over a wide output current range by operating in either PWM or skip mode. The operating mode is externally selected, typically by an intelligent system, which chooses the appropriate mode according to operating conditions, efficiency, and noise requirements. The switching frequency is preset to 200 kHz and can be synchronized to an external clock signal of up to 300 kHz .
The MIC2179 uses current-mode control with internal current sensing. Current-mode control provides superior line regulation and makes the regulator control loop easy to compensate. The output is protected with pulse-by-pulse current limiting and thermal shutdown. Undervoltage lockout turns the output off when the input voltage is less than 4.5 V .
The MIC2179 and is packaged in a 20 -lead SSOP package with an operating temperature range of $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.

## Features

- 4.5 V to 18 V input voltage range
- Dual-mode operation for high efficiency (up to $96 \%$ ) PWM mode for > 150 mA load current Skip mode for $<150 \mathrm{~mA}$ load current
- $150 \mathrm{~m} \Omega$ internal power MOSFETs at 12 V input
- 200 kHz preset switching frequency
- Low quiescent current 1.0 mA in PWM mode $600 \mu \mathrm{~A}$ in skip mode $<5 \mu \mathrm{~A}$ in shutdown mode
- Current-mode control Simplified loop compensation Superior line regulation
- $100 \%$ duty cycle for low dropout operation
- Current limit
- Thermal shutdown
- Undervoltage lockout


## Applications

- High-efficiency, battery-powered supplies
- Buck (step-down) dc-to-dc converters
- Cellular telephones
- Laptop computers
- Hand-held instruments


## Typical Application



## Ordering Information

| Part Number | Voltage | Temperature Range | Package |
| :--- | :---: | :---: | :---: |
| MIC2179BSM | Adjustable | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 20-lead SSOP |
| MIC2179-3.3BSM | 3.3 V | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 20-lead SSOP |
| MIC2179-5.0BSM | 5.0 V | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 20-lead SSOP |

## Pin Configuration



20-Lead Wide SSOP

## Pin Description

| Pin Number | Pin Name | Pin Function |
| :---: | :---: | :--- |
| $1,2,19,20$ | PGND | Power Ground: Connect all pins to central ground point. |
| 3 | SW | Switch (Output): Internal power MOSFET output switches. |
| 5 | PWRGD | PWM/Skip-Mode Control (Input): Logic-level input. Controls regulator <br> operating mode. Logic low enables PWM mode. Logic high enables skip <br> mode. Do not allow pin to float. |
| 6 | FB | Error Flag (Output): Open-drain output. Active low when FB input is 10\% <br> below the reference voltage (V |
| 7 | COMPF). |  |

## Absolute Maximum Ratings

Input Voltage [100ms transient] (VIN $)$......................... +20 V
Output Switch Voltage ( $\mathrm{V}_{\mathrm{SW}}$ ) ..................................... 20 V
Output Switch Current (ISW) .......................................3.5A
Logic Input Voltage $\left(\mathrm{V}_{\mathrm{SYNC}}, \mathrm{V}_{\mathrm{EN}}, \mathrm{V}_{\mathrm{PWM}}\right) \ldots . .-0.3 \mathrm{~V}$ to +20 V

## Operating Ratings

Input Voltage $\left(\mathrm{V}_{\mathrm{IN}}\right)$..................................... +4.5 V to +18 V
Junction Temperature Range $\left(\mathrm{T}_{\mathrm{J}}\right)$........... $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$

## Electrical Characteristics

$\mathrm{V}_{\mathbb{I}}=7 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, bold indicates $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}$; unless noted.

| Parameter | Condition | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage | $\left(\mathrm{V}_{\text {IN }}\right)$ operating range | 4.5 |  | 18 | V |
| Supply Current | PWM mode |  | 1.0 |  | mA |
|  | skip mode, switch off |  | 600 |  | $\mu \mathrm{A}$ |
|  | $\mathrm{V}_{\mathrm{EN}}=0 \mathrm{~V}$ |  | 5 |  | $\mu \mathrm{A}$ |
| Reference Voltage |  |  | 1.245 |  | V |
| Bias Regulator Output Voltage | $\left(\mathrm{V}_{\text {BIAS }}\right)$ |  | 3.30 |  | V |
| Undervoltage Lockout | upper threshold |  | 4.4 |  | V |
|  | lower threshold |  | 4.3 |  | V |
| Feedback Bias Current | ( $\mathrm{I}_{\mathrm{FB}}$ ) adjustable versions $\left(\mathrm{I}_{\mathrm{FB}}\right)$ fixed versions |  | $\begin{aligned} & 50 \\ & 26 \end{aligned}$ |  | $\begin{aligned} & \mathrm{nA} \\ & \mu \mathrm{~A} \end{aligned}$ |
| Error Amplifier Gain | $0.4 \mathrm{~V} \leq \mathrm{V}_{\text {COMP }} \leq 1.0 \mathrm{~V}$ |  | 15 |  |  |
| Error Amplifier Output Swing | upper limit |  | 1.5 |  | V |
|  | lower limit |  | 0.1 |  | V |
| Error Amplifier Output Current | source |  | 30 |  | $\mu \mathrm{A}$ |
|  | sink |  | 30 |  | $\mu \mathrm{A}$ |
| Oscillator Frequency | 200kHz versions |  | 200 |  | kHz |
| Maximum Duty Cycle | $\mathrm{V}_{\mathrm{FB}}=1 \mathrm{~V}$ | 100 |  |  | \% |
| Minimum On-Time | $\mathrm{V}_{\mathrm{FB}}=1.5 \mathrm{~V}$ |  | 250 |  | ns |
| $\overline{\overline{P W M}}$ Reset Capacitor Charge Current | $\mathrm{V}_{\mathrm{FB}}=1.2 \mathrm{~V}$ |  | 10 |  | $\mu \mathrm{A}$ |
| Current Limit | PWM mode |  | 3 |  | A |
|  | skip mode |  | 400 |  | mA |
| PWRGD Threshold Voltage |  |  | 1.13 |  | V |
| Switch On-Resistance | $\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}, \mathrm{I}_{\mathrm{SW}}=1 \mathrm{~A}$ |  | 150 |  | $\mathrm{m} \Omega$ |
| Output Switch Leakage | $\mathrm{V}_{\text {SW }}=18 \mathrm{~V}$ |  | 1 |  | $\mu \mathrm{A}$ |
| Enable Threshold |  | 1.6 |  |  | V |
| Sync Frequency Range |  | 220 |  | 300 | kHz |
| Sync Threshold |  | 1.6 |  |  | V |
| Sync Minimum Pulse Width |  | 500 |  |  | ns |
| $\overline{\overline{\text { PWM }} \text { Threshold }}$ |  | 1.6 |  |  | V |

General Note: Devices are ESD sensitive. Handling precautions recommended.

## Block Diagram



## Functional Description

Micrel's MIC2179 is a synchronous buck regulator that operates from an input voltage of 4.5 V to 18 V and provides a regulated output voltage of 1.25 V to 18 V . Its has internal power MOSFETs that supply up to 1.5 A load current and operates with up to $100 \%$ duty cycle to allow low-dropout operation. To optimize efficiency, the MIC2179 operates in PWM and skip mode. Skip mode provides the best efficiency when load current is less than 150 mA , while PWM mode is more efficient at higher current. PWM or skip-mode operation is selected externally, allowing an intelligent system (i.e. microprocessor controlled) to select the correct operating mode for efficiency and noise requirements.
During PWM operation, the MIC2179 uses current-mode control which provides superior line regulation and makes the control loop easier to compensate. The PWM switching frequency is set internally to 200 kHz and can be synchronized to an external clock frequency up to 300 kHz . Other features include a low-current shutdown mode, current limit, undervoltage lockout, and thermal shutdown. See the following sections for more detail.

## Switch Output

The switch output (SW) is a half H -bridge consisting of a highside P-channel and low-side N-channel power MOSFET. These MOSFETs have a typical on-resistance of $150 \mathrm{~m} \Omega$ when the MIC2179 operates from a 12V supply. Antishootthrough circuitry prevents the P -channel and N -channel from turning on at the same time.

## Current Limit

The MIC2179 uses pulse-by-pulse current limiting to protect the output. During each switching period, a current limit comparator detects if the P-Channel current exceeds 3A. When it does, the P-channel is turned off until the next switching period begins.

## Undervoltage Lockout

Undervoltage lockout (UVLO) turns off the output when the input voltage $\left(\mathrm{V}_{1 \mathrm{~N}}\right)$ is to low to provide sufficient gate drive for the output MOSFETs. It prevents the output from turning on until $\mathrm{V}_{\text {IN }}$ exceeds 4.4 V . Once operating, the output will not shut off until $\mathrm{V}_{\text {IN }}$ drops below 4.3 V .

## Thermal Shutdown

Thermal shutdown turns off the output when the MIC2179 junction temperature exceeds the maximum value for safe operation. After thermal shutdown occurs, the output will not turn on until the junction temperature drops approximately $10^{\circ} \mathrm{C}$.

## Shutdown Mode

The MIC2179 has a low-current shutdown mode that is controlled by the enable input (EN). When a logic 0 is applied to EN, the MIC2179 is in shutdown mode, and its quiescent current drops to less than $5 \mu \mathrm{~A}$.

## Internal Bias Regulator

An internal 3.3V regulator provides power to the MIC2179 control circuits. This internal supply is brought out to the BIAS pin for bypassing by an external $0.01 \mu \mathrm{~F}$ capacitor. Do not
connect an external load to the BIAS pin. It is not designed to provide an external supply voltage.

## Frequency Synchronization

The MIC2179 operates at a preset switching frequency of 200 kHz . It can be synchronized to a higher frequency by connecting an external clock to the SYNC pin. The SYNC pin is a logic level input that synchronizes the oscillator to the rising edge of an external clock signal. It has a frequency range of $220 \mathrm{kHz}-300 \mathrm{kHz}$, and can operate with a minimum pulse width of 500 ns . If synchronization is not required, connect SYNC to ground.

## Power Good Flag

The power good flag (PWRGD) is an error flag that alerts a system when the output is not in regulation. When the output voltage is $10 \%$ below its nominal value, PWRGD is logic low, signaling that $\mathrm{V}_{\text {OUT }}$ is to low. PWRGD is an open-drain output that can sink 1 mA from a pull-up resistor connected to $\mathrm{V}_{\mathbb{I N}}$.

## Low-Dropout Operation

Output regulation is maintained in PWM or skip mode even when the difference between $\mathrm{V}_{\text {IN }}$ and $\mathrm{V}_{\text {OUT }}$ decreases below 1 V . As $\mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {OUT }}$ decreases, the duty cycle increases until it reaches $100 \%$. At this point, the P -channel is kept on for several cycles at a time, and the output stays in regulation until $\mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {OUT }}$ falls below the dropout voltage (dropout voltage $=\mathrm{P}$-channel on-resistance $\times$ load current).

## PWM-Mode Operation

Refer to "PWM Mode Functional Diagram" which is a simplified block diagram of the MIC2179 operating in PWM mode and its associated waveforms.
When operating in PWM mode, the output P-channel and N channel MOSFETs are alternately switched on at a constant frequency and variable duty cycle. A switching period begins when the oscillator generates a reset pulse. This pulse resets the RS latch which turns on the P-channel and turns off the N -channel. During this time, inductor current ( $\mathrm{I}_{\mathrm{L} 1}$ ) increases and energy is stored in the inductor. The current sense amplifier (I ${ }_{\text {SENSE }} A m p$ ) measures the P-channel drain-tosource voltage and outputs a voltage proportional to $\mathrm{I}_{\mathrm{L} 1}$. The output of $I_{\text {SENSE }}$ Amp is added to a sawtooth waveform (corrective ramp) generated by the oscillator, creating a composite waveform labeled $\mathrm{I}_{\text {SENSE }}$ on the timing diagram. When I IENSE is greater than the error amplifier output, the PWM comparator will set the RS latch which turns off the P channel and turns on the N -channel. Energy is then discharged from the inductor and $\mathrm{I}_{\mathrm{L} 1}$ decreases until the next switching cycle begins. By varying the P-channel on-time (duty cycle), the average inductor current is adjusted to whatever value is required to regulate the output voltage.
The MIC2179 uses current-mode control to adjust the duty cycle and regulate the output voltage. Current-mode control has two signal loops that determine the duty cycle. One is an outer loop that senses the output voltage, and the other is a faster inner loop that senses the inductor current. Signals from these two loops control the duty cycle in the following way: $\mathrm{V}_{\text {OUT }}$ is fed back to the error amplifier which compares the feedback voltage $\left(\mathrm{V}_{\mathrm{FB}}\right)$ to an internal reference voltage
$\left(\mathrm{V}_{\text {REF }}\right)$. When $\mathrm{V}_{\text {OUT }}$ is lower than its nominal value, the error amplifier output voltage increases. This voltage then intersects the current sense waveform later in switching period which increases the duty cycle and the average inductor current. If $\mathrm{V}_{\text {OUT }}$ is higher than nominal, the error amplifier output voltage decreases, reducing the duty cycle.
The PWM control loop is stabilized in two ways. First, the inner signal loop is compensated by adding a corrective ramp to the output of the current sense amplifier. This allows the regulator to remain stable when operating at greater than $50 \%$ duty cycle. Second, a series resistor-capacitor load is connected to the error amplifier output (COMP pin). This places a pole-zero pair in the regulator control loop.
One more important item is synchronous rectification. As mentioned earlier, the N-channel output MOSFET is turned on after the P-channel turns off. When the N -channel turns on, its on-resistance is low enough to create a short across the output diode. As a result, inductor current flows through the N -channel and the voltage drop across it is significantly lower than a diode forward voltage. This reduces power dissipation and improves efficiency to greater than $95 \%$ under certain operating conditions.
To prevent shoot through current, the output stage employs break-before-make circuitry that provides approximately 50 ns of delay from the time one MOSFET turns off and the other turns on. As a result, inductor current briefly flows through the output diode during this transition.

## Skip-Mode Operation

Refer to "Skip Mode Functional Diagram" which is a simplified block diagram of the MIC2179 operating in skip mode and its associated waveforms.
Skip-mode operation turns on the output P-channel at a frequency and duty cycle that is a function of $\mathrm{V}_{\text {IN }}, \mathrm{V}_{\mathrm{OUT}}$, and the output inductor value. While in skip mode, the N-channel is kept off to optimize efficiency by reducing gate charge dissipation. $\mathrm{V}_{\text {OUT }}$ is regulated by skipping switching cycles that turn on the P -channel.
To begin analyzing MIC2179 skip mode operation, assume the skip-mode comparator output is high and the latch output has been reset to a logic 1 . This turns on the P -channel and causes $\mathrm{I}_{\mathrm{L} 1}$ to increase linearly until it reaches a current limit of 400 mA . When $\mathrm{I}_{\mathrm{L} 1}$ reaches this value, the current limit comparator sets the RS latch output to logic 0 , turning off the

P-channel. The output switch voltage $\left(\mathrm{V}_{\mathrm{SW}}\right)$ then swings from $\mathrm{V}_{\mathrm{IN}}$ to 0.4 V below ground, and $\mathrm{I}_{\mathrm{L} 1}$ flows through the Schottky diode. L1 discharges its energy to the output and $\mathrm{I}_{\mathrm{L} 1}$ decreases to zero. When $\mathrm{I}_{\mathrm{L} 1}=0, \mathrm{~V}_{\mathrm{SW}}$ swings from -0.4 V to $\mathrm{V}_{\text {OUT }}$, and this triggers a one-shot that resets the RS latch. Resetting the RS latch turns on the P-channel, and this begins another switching cycle.
The skip-mode comparator regulates $\mathrm{V}_{\text {OUT }}$ by controlling when the MIC2179 skips cycles. It compares $V_{F B}$ to $V_{\text {REF }}$ and has 10 mV of hysteresis to prevent oscillations in the control loop. When $V_{F B}$ is less than $V_{R E F}-5 \mathrm{mV}$, the comparator output is logic 1 , allowing the P -channel to turn on. Conversely, when $\mathrm{V}_{\mathrm{FB}}$ is greater than $\mathrm{V}_{\mathrm{REF}}+5 \mathrm{mV}$, the P -channel is turned off.
Note that this is a self oscillating topology which explains why the switching frequency and duty cycle are a function of $\mathrm{V}_{I N}$, $\mathrm{V}_{\text {OUT }}$, and the value of L1. It has the unique feature (for a pulse-skipping regulator) of supplying the same value of maximum load current for any value of $\mathrm{V}_{\mathrm{IN}}, \mathrm{V}_{\mathrm{OUT}}$, or L1. This allows the MIC2179 to always supply up to 190 mA of load current when operating in skip mode.

## Selecting PWM- or Skip-Mode Operation

PWM or skip mode operation is selected by an external logic signal applied to the PWM pin. A logic low places the MIC2179 into PWM mode, and logic high places it into skip mode. Skip mode operation provides the best efficiency when load current is less than 150 mA , and PWM operation is more efficient at higher currents.
The MIC2179 was designed to be used in intelligent systems that determine when it should operate in PWM or skip mode. This makes the MIC2179 ideal for applications where a regulator must guarantee low noise operation when supplying light load currents, such as cellular telephone, audio, and multimedia circuits.
There are two important items to be aware of when selecting PWM or skip mode. First, the MIC2179 can start-up only in PWM mode, and therefore requires a logic low at PWM during start-up. Second, in skip mode, the MIC2179 will supply a maximum load current of approximately 190 mA , so the output will drop out of regulation when load current exceeds this limit. To prevent this from occurring, the MIC2179 should change from skip to PWM mode when load current exceeds 100 mA .

## PWM-Mode Functional Diagram



Error Amp. Orror Amp Outpu


## Skip-Mode Functional Diagram


$\mathrm{I}_{\mathrm{L} 1}$


## Application Information

## Feedback Resistor Selection (Adjustable Version)

The output voltage is programmed by connecting an external resistive divider to the FB pin as shown in "MIC2179 Block Diagram." The ratio of R1 to R2 determines the output voltage. To optimize efficiency during low output current operation, R2 should not be less than $20 \mathrm{k} \Omega$. However, to prevent feedback error due to input bias current at the FB pin, R2 should not be greater than $100 \mathrm{k} \Omega$. After selecting R2, calculate R1 with the following formula:

$$
\mathrm{R} 1=\mathrm{R} 2\left(\left(\frac{\mathrm{~V}_{\mathrm{OUT}}}{1.245 \mathrm{~V}}\right)-1\right)
$$

## Input Capacitor Selection

The input capacitor is selected for its RMS current and voltage rating and should be a low ESR (equivalent series resistance) electrolytic or tantalum capacitor. As a rule of thumb, the voltage rating for a tantalum capacitor should be twice the value of $\mathrm{V}_{\mathbb{I N}_{N}}$, and the voltage rating for an electrolytic should be $40 \%$ higher than $\mathrm{V}_{\mathrm{IN}}$. The RMS current rating must be equal or greater than the maximum RMS input ripple current. A simple, worst case formula for calculating this RMS current is:

$$
\mathrm{I}_{\mathrm{RMS}(\max )}=\frac{\mathrm{I}_{\mathrm{LOAD}(\max )}}{2}
$$

Tantalum capacitors are a better choice for applications that require the most compact layout or operation below $0^{\circ} \mathrm{C}$. The input capacitor must be located very close to the VIN pin (within $0.2 \mathrm{in}, 5 \mathrm{~mm}$ ). Also, place a $0.1 \mu \mathrm{~F}$ ceramic bypass capacitor as close as possible to VIN.

## Inductor Selection

The MIC2179 is a current-mode controller with internal slope compensation. As a result, the inductor must be at least a minimum value to prevent subharmonic oscillations. This minimum value is calculated by the following formula:

$$
\mathrm{L}_{\mathrm{MIN}}=\mathrm{V}_{\text {OUT }} \times 4.0 \mu \mathrm{H} / \mathrm{V}
$$

In general, a value at least $20 \%$ greater than $\mathrm{L}_{\text {MIN }}$ should be selected because inductor values have a tolerance of $\pm 20 \%$.
Two other parameters to consider in selecting an inductor are winding resistance and peak current rating. The inductor must have a peak current rating equal or greater than the peak inductor current. Otherwise, the inductor may saturate, causing excessive current in the output switch. Also, the inductor's core loss may increase significantly. Both of these effects will degrade efficiency. The formula for peak inductor current is:

$$
\mathrm{I}_{\mathrm{L}(\text { peak })}=\mathrm{I}_{\mathrm{LOAD}(\text { max })}+\frac{\Delta \mathrm{L}_{\mathrm{L}(\text { max })}}{2}
$$

Where:

$$
\Delta \mathrm{L}_{\mathrm{L}(\text { max })}=\mathrm{V}_{\mathrm{OUT}}\left(1-\frac{\mathrm{V}_{\mathrm{OUT}}}{\mathrm{~V}_{\mathrm{IN}(\max )}}\right) \times \frac{5 \mu \mathrm{~s}}{\mathrm{~L}}
$$

To maximize efficiency, the inductor's resistance must be less than the output switch on-resistance (preferably, $50 \mathrm{~m} \Omega$ or less).

## Output Capacitor Selection

Select an output capacitor that has a low value of ESR. This parameter determines a regulator's output ripple voltage $\left(\mathrm{V}_{\text {RIPPLE }}\right)$ which is generated by $\Delta I_{L} \times$ ESR. Therefore, ESR must be equal or less than a maximum value calculated for a specified $\mathrm{V}_{\text {RIPPLE }}$ (typically less than $1 \%$ of the output voltage) and $\Delta \mathrm{I}_{\mathrm{L}(\text { max })}$ :

$$
\mathrm{ESR}_{\mathrm{MAX}}=\frac{\mathrm{V}_{\mathrm{RIPPLE}}}{\Delta \mathrm{I}_{\mathrm{L}(\max )}}
$$

Typically, capacitors in the range of 100 to $220 \mu \mathrm{~F}$ have ESR less than this maximum value. The output capacitor can be a low ESR electrolytic or tantalum capacitor, but tantalum is a better choice for compact layout and operation at temperatures below $0^{\circ} \mathrm{C}$. The voltage rating of a tantalum capacitor must be $2 \times \mathrm{V}_{\text {OUT }}$, and the voltage rating of an electrolytic must be $1.4 \times \mathrm{V}_{\text {OUT }}$.

## Output Diode Selection

In PWM operation, inductor current flows through the output diode approximately 50 ns during the dead time when one output MOSFET turns off the other turns on. In skip mode, the inductor current flows through the diode during the entire P channel off time. The correct diode for both of these conditions is a 1 A diode with a reverse voltage rating greater than $\mathrm{V}_{\mathrm{IN}}$. It must be a schottky or ultrafast-recovery diode
( $\mathrm{t}_{\mathrm{R}}<100 \mathrm{~ns}$ ) to minimize power dissipation from the diode's reverse-recovery charge.

## Compensation

Compensation is provided by connecting a series RC load to the COMP pin. This creates a pole-zero pair in the regulator control loop, allowing the regulator to remain stable with enough low frequency loop-gain for good load and line regulation. At higher frequencies, the pole-zero reduces loop-gain to a level referred to as the mid-band gain. The midband gain is low enough so that the loop gain crosses 0db with sufficient phase margin. Typical values for the RC load are 1 nF to 3.3 nF for the capacitor and $5 \mathrm{k} \Omega$ to $20 \mathrm{k} \Omega$ for the resistor.

## Printed Circuit Board Layout

A well designed PC board will prevent switching noise and ground bounce from interfering with the operation of the MIC2179. A good design takes into consideration component placement and routing of power traces.
The first thing to consider is the locations of the input capacitor, inductor, output diode, and output capacitor. The input capacitor must be placed very close to the VIN pin, the inductor and output diode very close to the SW pin, and the output capacitor near the inductor. These components pass large high-frequency current pulses, so they must use short, wide power traces. In addition, their ground pins and PGND are connected to a ground plane that is nearest the power supply ground bus.

The feedback resistors, RC compensation network, and BIAS pin bypass capacitor should be located close to their respective pins. To prevent ground bounce, their ground traces and SGND should not be in the path of switching
currents returning to the power supply ground bus. SGND and PGND should be tied together by a ground plane that extends under the MIC2179.

## Suggested Manufacturers List

| Inductors | Capacitors | Diodes | Transistors |
| :---: | :---: | :---: | :---: |
| Coilcraft 1102 Silver Lake Rd. Cary, IL 60013 tel: (708) 639-2361 fax: (708) 639-1469 | AVX Corp. <br> 801 17th Ave. South <br> Myrtle Beach, SC 29577 <br> tel: (803) 448-9411 <br> fax: (803) 448-1943 | General Instruments (GI) 10 Melville Park Rd. Melville, NY 11747 tel: (516) 847-3222 fax: (516) 847-3150 | Siliconix <br> 2201 Laurelwood Rd. <br> Santa Clara, CA 96056 <br> tel: (800) 554-5565 |
| Coiltronics <br> 6000 Park of Commerce Blvd. <br> Boca Raton, FL 33487 <br> tel: (407) 241-7876 <br> fax: (407) 241-9339 | Sanyo Video Components Corp. 2001 Sanyo Ave. <br> San Diego, CA 92173 <br> tel: (619) 661-6835 <br> fax: (619) 661-1055 | International Rectifier Corp. <br> 233 Kansas St. <br> El Segundo, CA 90245 <br> tel: (310) 322-3331 <br> fax: (310) 322-3332 |  |
| Bi Technologies 4200 Bonita Place Fullerton, CA tel: (714) 447-2345 fax: (714) 447-2500 | Sprague Electric Lower Main St. 60005 Sanford, ME 04073 tel: (207) 324-4140 | Motorola Inc. <br> MS 56-126 <br> 3102 North 56th St. <br> Phoenix, AZ 85018 <br> tel: (602) 244-3576 <br> fax: (602) 244-4015 |  |

## General Description

Micrel's MIC2570 is a micropower boost switching regulator that operates from two alkaline, two nickel-metal-hydride cells, or one lithium cell.
The MIC2570 accepts a positive input voltage between 1.3V and 15 V . Its typical no-load supply current is $130 \mu \mathrm{~A}$.
The MIC2570 is available in selectable fixed output or adjustable output versions. The MIC2570-1 can be configured for $2.85 \mathrm{~V}, 3.3 \mathrm{~V}$, or 5 V by connecting one of three separate feedback pins to the output. The MIC2570-2 can be configured for an output voltage ranging between its input voltage and 36 V , using an external resistor network.
The MIC2570 has a fixed switching frequency of 20 kHz . An external SYNC connection allows the switching frequency to be synchronized to an external signal.
The MIC2570 requires only four components (diode, inductor, input capacitor and output capacitor) to implement a boost regulator. A complete regulator can be constructed in a $0.6 \mathrm{in}^{2}$ area.
All versions are available in an 8-lead SOIC with an operating range from $-40^{\circ} \mathrm{C}$ to $+85^{\circ}$.

## Features

- Operates from a two-cell supply 1.3 V to 15 V operation
- $130 \mu \mathrm{~A}$ typical quiescent current
- Complete regulator fits $0.6 \mathrm{in}^{2}$ area
- $2.85 \mathrm{~V} / 3.3 \mathrm{~V} / 5 \mathrm{~V}$ selectable output voltage (MIC2570-1)
- Adjustable output up to 36V (MIC2570-2)
- 1 A current limited pass element
- Frequency synchronization input
- 8-lead SOIC package


## Applications

- LCD bias generator
- Glucose meters
- Single-cell lithium to 3.3 V or 5 V converters
- Two-cell alkaline to $\pm 5 \mathrm{~V}$ converters
- Two-cell alkaline to -5 V converters
- Battery-powered, hand-held instruments
- Palmtop computers
- Remote controls
- Detectors
- Battery Backup Supplies


## Typical Applications



Two-Cell to 5V DC-to-DC Converter


Single-Cell Lithium to 3.3V/80mARegulator

## Ordering Information

| Part Number | Temperature Range | Voltage | Frequency | Package |
| :--- | :---: | :---: | :---: | :---: |
| MIC2570-1BM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | Selectable* | 20 kHz | 8-lead SOIC |
| MIC2570-2BM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | Adjustable | 20 kHz | 8-lead SOIC |

* Externally selectable for $2.85 \mathrm{~V}, 3.3 \mathrm{~V}$, or 5 V


## Pin Configuration



## 8-Lead SOIC (M)

## Pin Description

| Pin No. (Version ${ }^{\dagger}$ ) | Pin Name | Pin Function |
| :---: | :---: | :---: |
| 1 | SW | Switch: NPN output switch transistor collector. |
| 2 | GND | Power Ground: NPN output switch transistor emitter. |
| 3 | NC | Not internally connected. |
| $4(-1)$ | 5 V | 5V Feedback (Input): Fixed 5V feedback to internal resistive divider. |
| 4 (-2) | NC | Not internally connected. |
| 5 (-1) | 3.3 V | 3.3V Feedback (Input): Fixed 3.3V feedback to internal resistive divider. |
| $5(-2)$ | NC | Not internally connected. |
| 6 (-1) | 2.85 V | 2.85V Feedback (Input): Fixed 2.85V feedback to internal resistive divider. |
| 6 (-2) | FB | Feedback (Input): 0.22V feedback from external voltage divider network. |
| 7 | SYNC | Synchronization (Input): Oscillator start timing. Oscillator synchronizes to falling edge of sync signal. |
| 8 | IN | Supply (Input): Positive supply voltage input. |

[^15]
## Absolute Maximum Ratings

## Operating Ratings

Supply Voltage $\left(\mathrm{V}_{\mathrm{IN}}\right)$................................... +1.3 V to +15 V Ambient Operating Temperature $\left(T_{A}\right) \ldots . . . . .-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ Junction Temperature $\left(\mathrm{T}_{\mathrm{J}}\right)$....................... $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ SOIC Thermal Resistance ( $\theta_{\mathrm{JA}}$ ) ........................... $140^{\circ} \mathrm{C} / \mathrm{W}$

## Electrical Characteristics

$\mathrm{V}_{\text {IN }}=2.5 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, bold indicates $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 85^{\circ} \mathrm{C}$; unless noted

| Parameter | Condition | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Input Voltage | Startup guaranteed, $\mathrm{I}_{\text {SW }}=100 \mathrm{~mA}$ | 1.3 |  | 15 | V |
| Quiescent Current | Output switch off |  | 130 |  | $\mu \mathrm{A}$ |
| Fixed Feedback Voltage | $\begin{aligned} & \text { MIC2570-1; } \mathrm{V}_{2.85 \mathrm{~V} \text { pin }}=\mathrm{V}_{\text {OUT }}, I_{\text {SW }}=100 \mathrm{~mA} \\ & \text { MIC2570-1; } \mathrm{V}_{3.3 \mathrm{~V} \text { pin }}=\mathrm{V}_{\text {OUT }}, \mathrm{I}_{\mathrm{SW}}=100 \mathrm{~mA} \\ & \text { MIC2570-1; } \mathrm{V}_{5 \mathrm{~V} \text { pin }}=\mathrm{V}_{\text {OUT }}, \mathrm{I}_{\mathrm{SW}}=100 \mathrm{~mA} \end{aligned}$ |  | $\begin{aligned} & 2.85 \\ & 3.30 \\ & 5.00 \end{aligned}$ |  | V V V |
| Reference Voltage | MIC2570-2, [adj. voltage versions], $\mathrm{I}_{\text {SW }}=100 \mathrm{~mA}$, Note 1 |  | $\begin{aligned} & \hline 220 \\ & 220 \end{aligned}$ |  | $\begin{aligned} & \mathrm{mV} \\ & \mathrm{mV} \end{aligned}$ |
| Comparator Hysteresis | MIC2570-2, [adj. voltage versions] |  | 6 |  | mV |
| Output Hysteresis | $\begin{aligned} & \text { MIC2570-1; } \mathrm{V}_{2.85 \mathrm{~V} \text { pin }}=\mathrm{V}_{\text {OUT }}, \mathrm{I}_{\mathrm{SW}}=100 \mathrm{~mA} \\ & \text { MIC2570-1; } \mathrm{V}_{3.3 \mathrm{~V} \text { in }}=\mathrm{V}_{\text {OUT }}, \mathrm{I}_{\mathrm{SW}}=100 \mathrm{~mA} \\ & \text { MIC2570-1; } \mathrm{V}_{5 \mathrm{~V} \text { pin }}=\mathrm{V}_{\text {OUT }}, \mathrm{I}_{\mathrm{SW}}=100 \mathrm{~mA} \end{aligned}$ |  | $\begin{gathered} 65 \\ 75 \\ 120 \end{gathered}$ |  | $\begin{aligned} & \mathrm{mV} \\ & \mathrm{mV} \\ & \mathrm{mV} \end{aligned}$ |
| Feedback Current | $\begin{aligned} & \text { MIC2570-1; } \mathrm{V}_{2.85 \mathrm{~V} \text { pin }}=\mathrm{V}_{\text {OUT }} \\ & \text { MIC2570-1; } \mathrm{V}_{3.3 \mathrm{~V} \text { pin }}=\mathrm{V}_{\text {OUT }} \\ & \text { MIC2570-1; } \mathrm{V}_{5 \mathrm{~V} \text { pin }}=\mathrm{V}_{\text {OUT }} \\ & \text { MIC2570-2 [adj. voltage versions]; } \mathrm{V}_{\mathrm{FB}}=0 \mathrm{~V} \end{aligned}$ |  | $\begin{gathered} 6 \\ 6 \\ 6 \\ 25 \end{gathered}$ |  | $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> nA |
| Reference Line Regulation | $1.5 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 15 \mathrm{~V}$ |  | 0.35 |  | \%/V |
| Switch Saturation Voltage | $\begin{aligned} \mathrm{V}_{\mathrm{IN}} & =1.3 \mathrm{~V}, \mathrm{I}_{\mathrm{SW}}=300 \mathrm{~mA} \\ \mathrm{~V}_{\mathrm{IN}} & =1.5 \mathrm{~V}, \mathrm{I}_{\mathrm{SW}}=800 \mathrm{~mA} \\ \mathrm{~V}_{\mathrm{IN}} & =3.0 \mathrm{~V}, \mathrm{I}_{\mathrm{SW}}=800 \mathrm{~mA} \end{aligned}$ |  | $\begin{aligned} & \hline 250 \\ & 450 \\ & 450 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \hline \mathrm{mV} \\ & \mathrm{mV} \\ & \mathrm{mV} \\ & \hline \end{aligned}$ |
| Switch Leakage Current | Output switch off, $\mathrm{V}_{\text {SW }}=36 \mathrm{~V}$ |  | 1 |  | $\mu \mathrm{A}$ |
| Oscillator Frequency | MIC2570-1, -2; $\mathrm{I}_{\text {SW }}=100 \mathrm{~mA}$ |  | 20 |  | kHz |
| Maximum Output Voltage |  |  |  | 36 | V |
| Sync Threshold Voltage |  |  | 0.7 |  | V |
| Switch On-Time |  |  | 35 |  | $\mu \mathrm{S}$ |
| Currrent Limit |  |  | 1.1 |  | A |
| Duty Cycle | $\mathrm{V}_{\mathrm{FB}}<\mathrm{V}_{\mathrm{REF}}, \mathrm{I}_{\text {SW }}=100 \mathrm{~mA}$ |  | 67 |  | \% |

General Note: Devices are ESD protected; however, handling precautions are recommended.
Note 1: Measured using comparator trip point.

## Typical Characteristics





Output Current Limit

scillator Duty Cycle vs. Temperature





Switch Saturation Voltage




## Block Diagrams



Selectable Voltage Version with External Components


Adjustable Voltage Version with External Components

## Functional Description

The MIC2570 switch-mode power supply (SMPS) is a gated oscillator architecture designed to operate from an input voltage as low as 1.3 V and provide a high-efficiency fixed or adjustable regulated output voltage. One advantage of this architecture is that the output switch is disabled whenever the output voltage is above the feedback comparator threshold thereby greatly reducing quiescent current and improving efficiency, especially at low output currents.
Refer to the Block Diagrams for the following discription of typical gated oscillator boost regulator function.
The bandgap reference provides a constant 0.22 V over a wide range of input voltage and junction temperature. The comparator senses the output voltage through an internal or external resistor divider and compares it to the bandgap reference voltage.
When the voltage at the inverting input of the comparator is below 0.22 V , the comparator output is high and the output of the oscillator is allowed to pass through the AND gate to the output driver and output switch. The output switch then turns on and off storing energy in the inductor. When the output switch is on (low) energy is stored in the inductor; when the switch is off (high) the stored energy is dumped into the output capacitor which causes the output voltage to rise.
When the output voltage is high enough to cause the comparator output to be low (inverting input voltage is above 0.22 V ) the AND gate is disabled and the output switch remains off (high). The output switch remains disabled until the output voltage falls low enough to cause the comparator output to go high.
There is about 6 mV of hysteresis built into the comparator to prevent jitter about the switch point. Due to the gain of the feedback resistor divider the voltage at $\mathrm{V}_{\text {OUT }}$ experiences about 120 mV of hysteresis for a 5 V output.

## Appications Information

## Oscillator Duty Cycle and Frequency

The oscillator duty cycle is set to $67 \%$ which is optimized to provide maximum load current for output voltages approximately $3 \times$ larger than the input voltage. Other output voltages are also easily generated but at a small cost in efficiency. The fixed oscillator frequency (options -1 and -2 ) is set to 20 kHz .

## Output Waveforms

The voltage waveform seen at the collector of the output switch (SW pin) is either a continuous value equal to $\mathrm{V}_{\text {IN }}$ or a switching waveform running at a frequency and duty cycle set by the oscillator. The continuous voltage equal to $\mathrm{V}_{\mathrm{IN}}$ happens when the voltage at the output ( $\mathrm{V}_{\text {OUT }}$ ) is high enough to cause the comparator to disable the AND gate. In this state the output switch is off and no switching of the inductor occurs. When $\mathrm{V}_{\text {OUT }}$ drops low enough to cause the comparator output to change to the high state the output switch is driven by the oscillator. See Figure 1 for typical voltage waveforms in a boost application.


Figure 1. Typical Boost Regulator Waveforms

## Synchronization

The SYNC pin is used to synchronize the MIC2570 to an external oscillator or clock signal. This can reduce system noise by correlating switching noise with a known system frequency. When not in use, the SYNC pin should be grounded to prevent spurious circuit operation. A falling edge at the SYNC input triggers a one-shot pulse which resets the oscillator. It is possible to use the SYNC pin to generate oscillator duty cycles from approximately $20 \%$ up to the nominal duty cycle.

## Current Limit

Current limit for the MIC2570 is internally set with a resistor. It functions by modifying the oscillator duty cycle and frequency. When current exceeds 1.2A, the duty cycle is reduced (switch on-time is reduced, off-time is unaffected) and the corresponding frequency is increased. In this way less time is available for the inductor current to build up while maintaining the same discharge time. The onset of current limit is soft rather than abrupt but sufficient to protect the inductor and output switch from damage. Certain combinations of input voltage, output voltage and load current can cause the inductor to go into a continuous mode of operation. This is what happens when the inductor current can not fall to zero and occurs when:

$$
\text { duty cycle } \leq \frac{\mathrm{V}_{\text {OUT }}+\mathrm{V}_{\text {DIODE }}-\mathrm{V}_{\text {IN }}}{\mathrm{V}_{\text {OUT }}+\mathrm{V}_{\text {DIODE }}-\mathrm{V}_{\text {SAT }}}
$$



Figure 2. Current Limit Behavior

Figure 2 shows an example of inductor current in the continuous mode with its associated change in oscillator frequency and duty cycle. This situation is most likely to occur with relatively small inductor values, large input voltage variations and output voltages which are less than $\sim 3 \times$ the input voltage. Selection of an inductor with a saturation threshold above 1.2A will insure that the system can withstand these conditions.

## Inductors, Capacitors and Diodes

The importance of choosing correct inductors, capacitors and diodes can not be ignored. Poor choices for these components can cause problems as severe as circuit failure or as subtle as poorer than expected efficiency.


Figure 3. Inductor Current: a. Normal, b. Saturating, and c. Excessive ESR

## Inductors

Inductors must be selected such that they do not saturate under maximum current conditions. When an inductor saturates, its effective inductance drops rapidly and the current can suddenly jump to very high and destructive values.
Figure 3 compares inductors with currents that are correct and unacceptable due to core saturation. The inductors have the same nominal inductance but Figure 3b has a lower saturation threshold. Another consideration in the selection of inductors is the radiated energy. In general, toroids have the best radiation characteristics while bobbins have the worst. Some bobbins have caps or enclosures which significantly reduce stray radiation.
The last electrical characteristic of the inductor that must be considered is ESR (equivalent series resistance). Figure 3c shows the current waveform when ESR is excessive. The normal symptom of excessive ESR is reduced power transfer efficiency.

## Capacitors

It is important to select high-quality, low ESR, filter capacitors for the output of the regulator circuit. High ESR in the output capacitor causes excessive ripple due to the voltage drop across the ESR. A triangular current pulse with a peak of 500 mA into a $200 \mathrm{~m} \Omega$ ESR can cause 100 mV of ripple at the output due the capacitor only. Acceptable values of ESR are typically in the $50 \mathrm{~m} \Omega$ range. Inexpensive aluminum electrolytic capacitors usually are the worst choice while tantalum
capacitors are typically better. Figure 4 demonstrates the effect of capacitor ESR on output ripple voltage.


Figure 4. Output Ripple

## Output Diode

Finally, the output diode must be selected to have adequate reverse breakdown voltage and low forward voltage at the application current. Schottky diodes typically meet these requirements.
Standard silicon diodes have forward voltages which are too large except in extremely low power applications. They can also be very slow, especially those suited to power rectification such as the 1N400x series, which affects efficiency.

## Inductor Behavior

The inductor is an energy storage and transfer device. Its behavior (neglecting series resistance) is described by the following equation:

$$
I=\frac{V}{L} \times t
$$

where:

$$
\begin{aligned}
& \mathrm{V}=\text { inductor voltage }(\mathrm{V}) \\
& \mathrm{L}=\text { inductor value }(\mathrm{H}) \\
& \mathrm{t}=\text { time }(\mathrm{s}) \\
& \mathrm{I}=\text { inductor current }(\mathrm{A})
\end{aligned}
$$

If a voltage is applied across an inductor (initial current is zero) for a known time, the current flowing through the inductor is a linear ramp starting at zero, reaching a maximum value at the end of the period. When the output switch is on, the voltage across the inductor is:

$$
V_{1}=V_{I N}-V_{S A T}
$$

When the output switch turns off, the voltage across the inductor changes sign and flies high in an attempt to maintain a constant current. The inductor voltage will eventually be clamped to a diode drop above $\mathrm{V}_{\text {OUT }}$. Therefore, when the output switch is off, the voltage across the inductor is:

$$
V_{2}=V_{\text {OUT }}+V_{\text {DIODE }}-V_{I N}
$$

For normal operation the inductor current is a triangular waveform which returns to zero current (discontinuous mode)
at each cycle. At the threshold between continuous and discontinuous operation we can use the fact that $I_{1}=I_{2}$ to get:

$$
\begin{aligned}
& V_{1} \times t_{1}=V_{2} \times t_{2} \\
& \frac{V_{1}}{V_{2}}=\frac{t_{2}}{t_{1}}
\end{aligned}
$$

This relationship is useful for finding the desired oscillator duty cycle based on input and output voltages. Since input voltages typically vary widely over the life of the battery, care must be taken to consider the worst case voltage for each parameter. For example, the worst case for $t_{1}$ is when $\mathrm{V}_{\text {IN }}$ is at its minimum value and the worst case for $t_{2}$ is when $V_{\text {IN }}$ is at its maximum value (assuming that $\mathrm{V}_{\text {OUT }}, \mathrm{V}_{\text {DIODE }}$ and $\mathrm{V}_{\text {SAT }}$ do not change much).
To select an inductor for a particular application, the worst case input and output conditions must be determined. Based on the worst case output current we can estimate efficiency and therefore the required input current. Remember that this is power conversion, so the worst case average input current will occur at maximum output current and minimum input voltage.

$$
\text { Average } \mathrm{I}_{\mathrm{IN}(\text { max })}=\frac{\mathrm{V}_{\text {OUT }} \times \mathrm{I}_{\text {OUT(max })}}{\mathrm{V}_{\operatorname{IN}(\text { min })} \times \text { Efficiency }}
$$

Referring to Figure 1, it can be seen the peak input current will be twice the average input current. Rearranging the inductor equation to solve for L :

$$
\begin{aligned}
& L=\frac{V}{I} \times t_{1} \\
& L=\frac{V_{\operatorname{IN}(\min )}}{2 \times \text { Average }_{\operatorname{IN}(\max )}} \times t_{1} \\
& \text { where } t_{1}=\frac{\text { duty cycle }}{f_{\mathrm{OSC}}}
\end{aligned}
$$

To illustrate the use of these equations a design example will be given:
Assume:

$$
\begin{aligned}
& \text { MIC2570-1 (fixed oscillator) } \\
& \mathrm{V}_{\text {OUT }}=5 \mathrm{~V} \\
& \mathrm{I}_{\text {OUT }(\max )}=50 \mathrm{~mA} \\
& \mathrm{~V}_{\text {IN }(\min )}=1.8 \mathrm{~V} \\
& \text { efficiency }=75 \% .
\end{aligned}
$$

$$
\begin{aligned}
& \text { Average } \mathrm{I}_{\mathrm{IN}(\text { max })}=\frac{5 \mathrm{~V} \times 50 \mathrm{~mA}}{1.8 \mathrm{~V} \times 0.75}=185.2 \mathrm{~mA} \\
& \mathrm{~L}=\frac{1.8 \mathrm{~V} \times 0.7}{2 \times 185.2 \mathrm{~mA} \times 20 \mathrm{kHz}} \\
& \mathrm{~L}=170 \mu \mathrm{H}
\end{aligned}
$$

Use the next lowest standard value of inductor and verify that it does not saturate at a current below about 400 mA (<2 $\times 185.2 \mathrm{~mA}$ ).

## Application Examples



Example 1. $5 \mathrm{~V} / 100 \mathrm{~mA}$ Regulator


Example 2. 3.3V/150mA Regulator


Example 3. 12V/40mA Regulator

## Example 4. Single Cell Lithium to $3.3 \mathrm{~V} / 80 \mathrm{~mA}$ Regulator



| U1 | Micrel | MIC2570-2BM |
| :--- | :--- | :--- |
| U2 | Micrel | MIC5203-5.0BM4 |
| C1 | AVX | TPSD107M010R0100 |
| C2 | Tantalum ESR $=0.1 \Omega$ |  |
| C3 | AVX | TPSE227M010R0300 Tantalum ESR $=0.1 \Omega$ |
| D1 | Motorola | 293D105X0016A2W Tantalum |
| D1 | MBRA140T3 |  |
| L1 | Coilcraft | DO3316P-473 DCR $=0.12 \Omega$ |

Example 5. Low-Noise 5V/80mA Regulator


Example 6. Low-Noise $3.3 \mathrm{~V} / 80 \mathrm{~mA}$ Regulator


Example 7. $\pm 5 \mathrm{~V} / 50 \mathrm{~mA}$ Regulator


Example 8. $\mathbf{- 2 4 V} / 20 \mathrm{~mA}$ Regulator


Example 9. Voltage Doubler


Example 10. Constant-Current LED Supply


Example 11. 5V/100mA Regulator with Shutdown


Example 12. $\mathbf{5 V} / 100 \mathrm{~mA}$ Regulator with Shutdown and Output Disconnect


Example 13. Reversed-Battery Protected Regulator


Example 14. Improved Reversed-Battery Protected Regulator

## Component Cross Reference

| Capacitors |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | AVX Surface Mount (Tantalum) | Sprague Surface Mount (Tantalum) | $\begin{gathered} \hline \text { Sanyo } \\ \text { Through Hole } \\ \text { (OS-CON) } \\ \hline \end{gathered}$ | Sanyo Through Hole (AL Electrolytic) |
| 330^F/6.3V | TPSE337M006R0100 | 593D337X06R3E2W | 10SA220M | 16MV330GX (330MF/16V) |
| 220んF/10V | TPSE227M010R0100 | 593D227X0010E2W | 10SA220M | 16MV330GX (330 $/ \mathrm{F} / 16 \mathrm{~V}$ ) |
| 100 $\mu \mathrm{F} / 10 \mathrm{~V}$ | TPSD107M010R0100 | 593D107X0010D2W | 10SA100M | 16MV330GX (330^F/16V) |
| $33 \mu \mathrm{~F} / 25 \mathrm{~V}$ | TPSE336M025R0300 | 593D336X0025E2W |  | 35MV68GX ( $68 \mu \mathrm{~F} / 35 \mathrm{~V}$ ) |
| $22 \mu \mathrm{~F} / 35 \mathrm{~V}$ | TPSE226M035R0300 | 593D226X0035E2W |  | 35MV68GX ( $68 \mu \mathrm{~F} / 35 \mathrm{~V}$ ) |
| Diodes |  |  |  |  |
|  | Motorola <br> Surface Mount <br> (Schottky) | GI <br> Surface Mount (Schottky) | IR <br> Surface Mount (Schottky) | Motorola <br> Through Hole (Schottky) |
| 1A/40V | MBRA140T3 | SS14 | 10MQ40 | 1N5819 |
| 1A/20V |  |  |  | 1N5817 |
| Inductors |  |  |  |  |
|  | Coilcraft Surface Mount (Button Cores) | Coiltronics Surface Mount (Torriod) | Sumida <br> Surface Mount (Button Cores) | Sumida Through Hole (Button Cores) |
| $22 \mu \mathrm{H}$ | DO3308P-223 |  |  |  |
| 47 $\mu \mathrm{H}$ | DO3316P-473 |  | CD75-470LC | RCH-106-470k |
| $50 \mu \mathrm{H}$ |  | CTX50-4P |  |  |

## Suggested Manufacturers List

| Inductors | Capacitors | Diodes | Transistors |
| :--- | :--- | :--- | :--- |
| Coilcraft | AVX Corp. | General Instruments (GI) | Siliconix <br> 2201 Laurelwood Rd. <br> 1102 Silver Lake Rd. |
| Cary, IL 60013 | 801 17th Ave. South | Melville Park Rd. | Melville, NY 11747 |
| tel: (708) 639-2361 | Myrtle Beach, SC 29577 | tel: (516) 847-3222 | Santa Clara, CA 96056 <br> fel: (800) 554-5565 <br> fax: (708) 639-1469 |
| tel: (803) 448-9411 |  |  |  |
| fax: (803) 448-1943 | fax: (516) 847-3150 |  |  |
| 6000 Park of Commerce Blvd. | Sanyo Video Components Corp. | International Rectifier Corp. | Zetex |
| Boca Raton, FL 33487 | San Diego, CA 92173 | 233 Kansas St. | 87 Modular Ave. |
| tel: (407) 241-7876 | tel: (619) 661-6835 | El Segundo, CA 90245 | Commack, NY 11725 |
| fax: (407) 241-9339 | fax: (619) 661-1055 | tel: (310) 322-3331 | tel: (516) 543-7100 |
| Sumida | Sprague Electric | fax: (310) 322-3332 |  |
| Suite 209 | Lower Main St. | Motorola Inc. |  |
| 637 E. Golf Road | 60005 Sanford, ME 04073 | MS 56-126 |  |
| Arlington Heights, IL | tel: (207) 324-4140 | Phoenix, AZ 85018 |  |
| tel: (708) 956-0666 |  | tel: (602) 244-3576 |  |
| fax: (708) 956-0702 |  | fax: (602) 244-4015 |  |

## Evaluation Board Layout



Component Side and Silk Screen (Not Actual Size)


## General Description

Micrel's MIC2571 is a micropower boost switching regulator that operates from one alkaline, nickel-metal-hydride cell, or lithium cell.
The MIC2571 accepts a positive input voltage between 0.9 V and 15 V . Its typical no-load supply current is $120 \mu \mathrm{~A}$.
The MIC2571 is available in selectable fixed output or adjustable output versions. The MIC2571-1 can be configured for $2.85 \mathrm{~V}, 3.3 \mathrm{~V}$, or 5 V by connecting one of three separate feedback pins to the output. The MIC2571-2 can be configured for an output voltage ranging between its input voltage and 36V, using an external resistor network.
The MIC2571 has a fixed switching frequency of 20 kHz . An external SYNC connection allows the switching frequency to be synchronized to an external signal.
The MIC2571 requires only four components (diode, inductor, input capacitor and output capacitor) to implement a boost regulator. A complete regulator can be constructed in a $0.3 \mathrm{in}^{2}$ area.
All versions are available in an 8-lead MSOP with an operating range from $-40^{\circ} \mathrm{C}$ to $+85^{\circ}$.

## Features

- Operates from a single-cell supply

$$
0.9 \mathrm{~V} \text { to } 15 \mathrm{~V} \text { operation }
$$

- $120 \mu \mathrm{~A}$ typical quiescent current
- Complete regulator fits $0.3 \mathrm{in}^{2}$ area
- $2.85 \mathrm{~V} / 3.3 \mathrm{~V} / 5 \mathrm{~V}$ selectable output voltage (MIC2571-1)
- Adjustable output up to 36V (MIC2571-2)
- 1A current limited pass element
- Frequency synchronization input
- 8-lead MSOP package


## Applications

- Pagers
- LCD bias generator
- Battery-powered, hand-held instruments
- Palmtop computers
- Remote controls
- Detectors
- Battery Backup Supplies


## Typical Applications



Single-Cell to 5V DC-to-DC Converter


Single-Cell to 3.3V DC-to-DC Converter

## Ordering Information

| Part Number | Temperature Range | Voltage | Frequency | Package |
| :--- | :---: | :---: | :---: | :---: |
| MIC2571-1BMM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | Selectable ${ }^{*}$ | 20 kHz | 8-lead MSOP |
| MIC2571-2BMM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | Adjustable | 20 kHz | 8-lead MSOP |

* Externally selectable for $2.85 \mathrm{~V}, 3.3 \mathrm{~V}$, or 5 V


## Pin Configuration

| MIC2571-1 |  |
| :---: | :---: |
| sw 10 | 8 IN |
| GND 2 | 7 SYNC |
| NC 3 | 62.85 V |
| 5 V 4 | 53.3 V |
| Selec 20kH |  |



Adjustable Voltage 20kHz Frequency

8-Lead MSOP (MM)

## Pin Description

| Pin No. (Version ${ }^{\dagger}$ ) | Pin Name | Pin Function |
| :---: | :---: | :---: |
| 1 | SW | Switch: NPN output switch transistor collector. |
| 2 | GND | Power Ground: NPN output switch transistor emitter. |
| 3 | NC | Not internally connected. |
| 4 (-1) | 5 V | 5V Feedback (Input): Fixed 5V feedback to internal resistive divider. |
| 4 (-2) | NC | Not internally connected. |
| 5 (-1) | 3.3 V | 3.3V Feedback (Input): Fixed 3.3V feedback to internal resistive divider. |
| 5 (-2) | NC | Not internally connected. |
| 6 (-1) | 2.85 V | 2.85V Feedback (Input): Fixed 2.85V feedback to internal resistive divider. |
| 6 (-2) | FB | Feedback (Input): 0.22V feedback from external voltage divider network. |
| 7 | SYNC | Synchronization (Input): Oscillator start timing. Oscillator synchronizes to falling edge of sync signal. |
| 8 | IN | Supply (Input): Positive supply voltage input. |

$\dagger$ Example: ( -1 ) indicates the pin description is applicable to the MIC2571-1 only.

## Absolute Maximum Ratings

Sync Voltage ( $\mathrm{V}_{\text {SYNC }}$ ) ................................... -0.3 V to 15 V
Storage Temperature $\left(\mathrm{T}_{\mathrm{A}}\right)$...................... $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
MSOP Power Dissipation ( $\mathrm{P}_{\mathrm{D}}$ ) .................................250mW

## Operating Ratings

Supply Voltage $\left(\mathrm{V}_{\mathbb{I N}}\right)$................................... +0.9 V to +15 V Ambient Operating Temperature $\left(T_{A}\right) \ldots . . . . .-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ Junction Temperature $\left(T_{J}\right) \ldots \ldots . . . . . . . . . . . . . . ~-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ MSOP Thermal Resistance $\left(\theta_{\mathrm{JA}}\right)$.......................... $240^{\circ} \mathrm{C} / \mathrm{W}$

## Electrical Characteristics

$\mathrm{V}_{\mathrm{IN}}=1.5 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, bold indicates $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 85^{\circ} \mathrm{C}$; unless noted

| Parameter | Condition | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Input Voltage | Startup guaranteed, $\mathrm{I}_{\text {SW }}=100 \mathrm{~mA}$ | 0.9 |  | 15 | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| Quiescent Current | Output switch off |  | 120 |  | $\mu \mathrm{A}$ |
| Fixed Feedback Voltage | MIC2571-1; $\mathrm{V}_{2.85 \mathrm{~V} \text { pin }}=\mathrm{V}_{\text {OUT }}, \mathrm{I}_{\mathrm{SW}}=100 \mathrm{~mA}$ <br> MIC2571-1; $\mathrm{V}_{3.3 \mathrm{~V} \text { pin }}=\mathrm{V}_{\mathrm{OUT}}, \mathrm{I}_{\mathrm{SW}}=100 \mathrm{~mA}$ <br> MIC2571-1; $\mathrm{V}_{5 \mathrm{~V} \text { pin }}=\mathrm{V}_{\mathrm{OUT}}, \mathrm{I}_{\text {SW }}=100 \mathrm{~mA}$ |  | $\begin{aligned} & 2.85 \\ & 3.30 \\ & 5.00 \\ & \hline \end{aligned}$ |  | V V V |
| Reference Voltage | MIC2571-2, [adj. voltage versions], $\mathrm{I}_{\text {SW }}=100 \mathrm{~mA}$, Note 1 |  | $\begin{aligned} & 220 \\ & 220 \end{aligned}$ |  | $\begin{aligned} & \mathrm{mV} \\ & \mathrm{mV} \end{aligned}$ |
| Comparator Hysteresis | MIC2571-2, [adj. voltage versions] |  | 6 |  | mV |
| Output Hysteresis | $\begin{aligned} & \text { MIC2571-1; } \mathrm{V}_{2.85 \mathrm{~V} \text { pin }}=\mathrm{V}_{\text {OUT }}, \mathrm{I}_{\text {SW }}=100 \mathrm{~mA} \\ & \text { MIC2571-1; } \mathrm{V}_{3.3 \mathrm{~V} \text { pin }}=\mathrm{V}_{\text {OUT }}, \mathrm{I}_{\text {SW }}=100 \mathrm{~mA} \\ & \text { MIC2571-1; } \mathrm{V}_{5 \mathrm{~V} \text { pin }}=\mathrm{V}_{\text {OUT }}, \mathrm{I}_{\mathrm{SW}}=100 \mathrm{~mA} \end{aligned}$ |  | $\begin{gathered} 65 \\ 75 \\ 120 \end{gathered}$ |  | $\begin{aligned} & \mathrm{mV} \\ & \mathrm{mV} \\ & \mathrm{mV} \end{aligned}$ |
| Feedback Current | $\begin{aligned} & \text { MIC2571-1; } \mathrm{V}_{2.85 \mathrm{~V} \text { pin }}=\mathrm{V}_{\mathrm{OUT}} \\ & \text { MIC2571-1; } \mathrm{V}_{3.3 \mathrm{~V} \text { pin }}=\mathrm{V}_{\mathrm{OUT}} \\ & \text { MIC2571-1; } \mathrm{V}_{5 \mathrm{~V} \text { pin }}=\mathrm{V}_{\mathrm{OUT}} \\ & \text { MIC2571-2, [adj. voltage versions]; } \mathrm{V}_{\mathrm{FB}}=0 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 4.5 \\ & 4.5 \\ & 4.5 \\ & 25 \end{aligned}$ |  | $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> nA |
| Reference Line Regulation | $1.0 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 12 \mathrm{~V}$ |  | 0.35 |  | \%/V |
| Switch Saturation Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=1.0 \mathrm{~V}, \mathrm{I}_{\mathrm{SW}}=200 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{IN}}=1.2 \mathrm{~V}, \mathrm{I}_{\mathrm{SW}}=600 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{IN}}=1.5 \mathrm{~V}, \mathrm{I}_{\mathrm{SW}}=800 \mathrm{~mA} \end{aligned}$ |  | $\begin{aligned} & 200 \\ & 400 \\ & 500 \end{aligned}$ |  | $\begin{aligned} & \mathrm{mV} \\ & \mathrm{mV} \\ & \mathrm{mV} \\ & \hline \end{aligned}$ |
| Switch Leakage Current | Output switch off, $\mathrm{V}_{\mathrm{SW}}=36 \mathrm{~V}$ |  | 1 |  | $\mu \mathrm{A}$ |
| Oscillator Frequency | MIC2571-1, -2; $\mathrm{I}_{\text {SW }}=100 \mathrm{~mA}$ |  | 20 |  | kHz |
| Maximum Output Voltage |  |  |  | 36 | V |
| Sync Threshold Voltage |  |  | 0.7 |  | V |
| Switch On Time |  |  | 35 |  | $\mu \mathrm{s}$ |
| Currrent Limit |  |  | 1.1 |  | A |
| Duty Cycle | $\mathrm{V}_{\text {FB }}<\mathrm{V}_{\text {REF }}, \mathrm{I}_{\text {SW }}=100 \mathrm{~mA}$ |  | 67 |  | \% |

General Note: Devices are ESD protected; however, handling precautions are recommended.
Note 1: Measured using comparator trip point.

## Typical Characteristics














## Block Diagrams



Selectable Voltage Version with External Components


Adjustable Voltage Version with External Components

## Functional Description

The MIC2571 switch-mode power supply (SMPS) is a gated oscillator architecture designed to operate from an input voltage as low as 0.9 V and provide a high-efficiency fixed or adjustable regulated output voltage. One advantage of this architecture is that the output switch is disabled whenever the output voltage is above the feedback comparator threshold thereby greatly reducing quiescent current and improving efficiency, especially at low output currents.
Refer to the Block Diagrams for the following discription of typical gated oscillator boost regulator function.
The bandgap reference provides a constant 0.22 V over a wide range of input voltage and junction temperature. The comparator senses the output voltage through an internal or external resistor divider and compares it to the bandgap reference voltage.
When the voltage at the inverting input of the comparator is below 0.22 V , the comparator output is high and the output of the oscillator is allowed to pass through the AND gate to the output driver and output switch. The output switch then turns on and off storing energy in the inductor. When the output switch is on (low) energy is stored in the inductor; when the switch is off (high) the stored energy is dumped into the output capacitor which causes the output voltage to rise.
When the output voltage is high enough to cause the comparator output to be low (inverting input voltage is above 0.22 V ) the AND gate is disabled and the output switch remains off (high). The output switch remains disabled until the output voltage falls low enough to cause the comparator output to go high.
There is about 6 mV of hysteresis built into the comparator to prevent jitter about the switch point. Due to the gain of the feedback resistor divider the voltage at $\mathrm{V}_{\text {OUT }}$ experiences about 120 mV of hysteresis for a 5 V output.

## Appications Information

## Oscillator Duty Cycle and Frequency

The oscillator duty cycle is set to $67 \%$ which is optimized to provide maximum load current for output voltages approximately $3 \times$ larger than the input voltage. Other output voltages are also easily generated but at a small cost in efficiency. The fixed oscillator frequency (options -1 and -2 ) is set to 20 kHz .

## Output Waveforms

The voltage waveform seen at the collector of the output switch (SW pin) is either a continuous value equal to $\mathrm{V}_{\text {IN }}$ or a switching waveform running at a frequency and duty cycle set by the oscillator. The continuous voltage equal to $\mathrm{V}_{\mathrm{IN}}$ happens when the voltage at the output ( $\mathrm{V}_{\mathrm{OUT}}$ ) is high enough to cause the comparator to disable the AND gate. In this state the output switch is off and no switching of the inductor occurs. When $\mathrm{V}_{\text {OUT }}$ drops low enough to cause the comparator output to change to the high state the output switch is driven by the oscillator. See Figure 1 for typical voltage waveforms in a boost application.


Figure 1. Typical Boost Regulator Waveforms

## Synchronization

The SYNC pin is used to synchronize the MIC2571 to an external oscillator or clock signal. This can reduce system noise by correlating switching noise with a known system frequency. When not in use, the SYNC pin should be grounded to prevent spurious circuit operation. A falling edge at the SYNC input triggers a one-shot pulse which resets the oscillator. It is possible to use the SYNC pin to generate oscillator duty cycles from approximately $20 \%$ up to the nominal duty cycle.

## Current Limit

Current limit for the MIC2571 is internally set with a resistor. It functions by modifying the oscillator duty cycle and frequency. When current exceeds 1.2A, the duty cycle is reduced (switch on-time is reduced, off-time is unaffected) and the corresponding frequency is increased. In this way less time is available for the inductor current to build up while maintaining the same discharge time. The onset of current limit is soft rather than abrupt but sufficient to protect the inductor and output switch from damage. Certain combinations of input voltage, output voltage and load current can cause the inductor to go into a continuous mode of operation. This is what happens when the inductor current can not fall to zero and occurs when:

$$
\text { duty cycle } \leq \frac{\mathrm{V}_{\text {OUT }}+\mathrm{V}_{\text {DIODE }}-\mathrm{V}_{\text {IN }}}{\mathrm{V}_{\text {OUT }}+\mathrm{V}_{\text {DIODE }}-\mathrm{V}_{\text {SAT }}}
$$



Figure 2. Current Limit Behavior

Figure 2 shows an example of inductor current in the continuous mode with its associated change in oscillator frequency and duty cycle. This situation is most likely to occur with relatively small inductor values, large input voltage variations and output voltages which are less than $\sim 3 \times$ the input voltage. Selection of an inductor with a saturation threshold above 1.2A will insure that the system can withstand these conditions.

## Inductors, Capacitors and Diodes

The importance of choosing correct inductors, capacitors and diodes can not be ignored. Poor choices for these components can cause problems as severe as circuit failure or as subtle as poorer than expected efficiency.


Figure 3. Inductor Current: a. Normal, b. Saturating and c. Excessive ESR

## Inductors

Inductors must be selected such that they do not saturate under maximum current conditions. When an inductor saturates, its effective inductance drops rapidly and the current can suddenly jump to very high and destructive values.
Figure 3 compares inductors with currents that are correct and unacceptable due to core saturation. The inductors have the same nominal inductance but Figure 3b has a lower saturation threshold. Another consideration in the selection of inductors is the radiated energy. In general, toroids have the best radiation characteristics while bobbins have the worst. Some bobbins have caps or enclosures which significantly reduce stray radiation.
The last electrical characteristic of the inductor that must be considered is ESR (equivalent series resistance). Figure 3c shows the current waveform when ESR is excessive. The normal symptom of excessive ESR is reduced power transfer efficiency. Note that inductor ESR can be used to the designers advantage as reverse battery protection (current limit) for the case of relatively low output power one-cell designs. The potential for very large and destructive currents exits if a battery in a one-cell application is inserted backwards into the circuit. In some applications it is possible to limit the current to a nondestructive (but still battery draining) level by choosing a relatively high inductor ESR value which does not affect normal circuit performance.

## Capacitors

It is important to select high-quality, low ESR, filter capacitors for the output of the regulator circuit. High ESR in the output capacitor causes excessive ripple due to the voltage drop across the ESR. A triangular current pulse with a peak of 500 mA into a $200 \mathrm{~m} \Omega$ ESR can cause 100 mV of ripple at the output due the capacitor only. Acceptable values of ESR are typically in the $50 \mathrm{~m} \Omega$ range. Inexpensive aluminum electrolytic capacitors usually are the worst choice while tantalum capacitors are typically better. Figure 4 demonstrates the effect of capacitor ESR on output ripple voltage.


Figure 4. Output Ripple

## Output Diode

Finally, the output diode must be selected to have adequate reverse breakdown voltage and low forward voltage at the application current. Schottky diodes typically meet these requirements.
Standard silicon diodes have forward voltages which are too large except in extremely low power applications. They can also be very slow, especially those suited to power rectification such as the 1N400x series, which affects efficiency.

## Inductor Behavior

The inductor is an energy storage and transfer device. Its behavior (neglecting series resistance) is described by the following equation:

$$
I=\frac{V}{L} \times t
$$

where:

$$
\begin{aligned}
& \mathrm{V}=\text { inductor voltage }(\mathrm{V}) \\
& \mathrm{L}=\text { inductor value }(\mathrm{H}) \\
& \mathrm{t}=\text { time }(\mathrm{s}) \\
& \mathrm{I}=\text { inductor current }(\mathrm{A})
\end{aligned}
$$

If a voltage is applied across an inductor (initial current is zero) for a known time, the current flowing through the inductor is a linear ramp starting at zero, reaching a maximum value at the end of the period. When the output switch is on, the voltage across the inductor is:

$$
V_{1}=V_{I N}-V_{S A T}
$$

When the output switch turns off, the voltage across the inductor changes sign and flies high in an attempt to maintain a constant current. The inductor voltage will eventually be clamped to a diode drop above $\mathrm{V}_{\text {OUT }}$. Therefore, when the output switch is off, the voltage across the inductor is:

$$
V_{2}=V_{\text {OUT }}+V_{\text {DIODE }}-V_{I N}
$$

For normal operation the inductor current is a triangular waveform which returns to zero current (discontinuous mode) at each cycle. At the threshold between continuous and discontinuous operation we can use the fact that $I_{1}=I_{2}$ to get:

$$
\begin{aligned}
& V_{1} \times t_{1}=V_{2} \times t_{2} \\
& \frac{V_{1}}{V_{2}}=\frac{t_{2}}{t_{1}}
\end{aligned}
$$

This relationship is useful for finding the desired oscillator duty cycle based on input and output voltages. Since input voltages typically vary widely over the life of the battery, care must be taken to consider the worst case voltage for each parameter. For example, the worst case for $t_{1}$ is when $\mathrm{V}_{\text {IN }}$ is at its minimum value and the worst case for $t_{2}$ is when $\mathrm{V}_{\text {IN }}$ is at its maximum value (assuming that $\mathrm{V}_{\text {OUT }}, \mathrm{V}_{\text {DIODE }}$ and $\mathrm{V}_{\text {SAT }}$ do not change much).
To select an inductor for a particular application, the worst case input and output conditions must be determined. Based on the worst case output current we can estimate efficiency and therefore the required input current. Remember that this is powerconversion, so the worst case average input current will occur at maximum output current and minimum input voltage.

$$
\text { Average } \mathrm{I}_{\mathrm{IN}(\text { max })}=\frac{\mathrm{V}_{\mathrm{OUT}} \times \mathrm{I}_{\mathrm{OUT}(\text { max })}}{\mathrm{V}_{\operatorname{IN}(\text { min })} \times \text { Efficiency }}
$$

Referring to Figure 1, it can be seen the peak input current will be twice the average input current. Rearranging the inductor equation to solve for L :

$$
\begin{aligned}
& L=\frac{V}{I} \times t_{1} \\
& L=\frac{V_{\operatorname{IN}(\min )}}{2 \times \text { Average } I_{\operatorname{IN}(\max )}} \times t_{1} \\
& \text { where } t_{1}=\frac{\text { duty cycle }}{f_{\mathrm{OSC}}}
\end{aligned}
$$

To illustrate the use of these equations a design example will be given:
Assume:

$$
\begin{aligned}
& \text { MIC2571-1 (fixed oscillator) } \\
& \mathrm{V}_{\text {OUT }}=5 \mathrm{~V} \\
& \mathrm{I}_{\text {OUT }(\max )}=5 \mathrm{~mA} \\
& \mathrm{~V}_{\text {IN(min) }}=1.0 \mathrm{~V} \\
& \text { efficiency }=75 \% .
\end{aligned}
$$

$$
\begin{aligned}
& \text { Average } \mathrm{I}_{\mathbb{N}(\max )}=\frac{5 \mathrm{~V} \times 5 \mathrm{~mA}}{1.0 \mathrm{~V} \times 0.75}=33.3 \mathrm{~mA} \\
& \mathrm{~L}=\frac{1.0 \mathrm{~V} \times 0.7}{2 \times 33.3 \mathrm{~mA} \times 20 \mathrm{kHz}} \\
& \mathrm{~L}=525 \mu \mathrm{H}
\end{aligned}
$$

Use the next lowest standard value of inductor and verify that it does not saturate at a current below about 75 mA ( $<2 \times 33.3 \mathrm{~mA}$ ).

## Application Examples



Example 1. 5V/5mA Regulator


Example 2. 3.3V/8mA Regulator


Example 3. 12V/40mA Regulator


Example 4. $\pm 5 \mathrm{~V} / 2 \mathrm{~mA}$ Regulator


Example 5. 5V/15mA Regulator


Example 6. $\mathbf{- 1 2 V} / 2 m A$ Regulator

## Suggested Manufacturers List

| Inductors | Capacitors | Diodes |
| :--- | :--- | :--- |
| Coilcraft | AVX Corp. | General Instruments (GI) |
| 1102 Silver Lake Rd. | 801 17th Ave. South | 10 Melville Park Rd. |
| Cary, IL 60013 | Myrtle Beach, SC 29577 | Melville, NY 11747 |
| PH (708) 639-2361 | PH (803) 448-9411 | PH (516) 847-3222 |
| FX (708) 639-1469 | FX (803) 448-1943 | FX (516) 847-3150 |
| Coiltronics | Sanyo Video Components Corp. | International Rectifier Corp. |
| 6000 Park of Commerce Blvd. | 2001 Sanyo Ave. | 233 Kansas St. |
| Boca Raton, FL 33487 | San Diego, CA 92173 | El Segundo, CA 90245 |
| PH (407) 241-7876 | PH (619) 661-6835 | PH (310) 322-3331 |
| FX (407) 241-9339 | FX (619) 661-1055 | FX (310) 322-3332 |
| Sumida | Sprague Electric | Motorola Inc. |
| 637 E. Golf Road, Suite 209 | Lower Main Street | 3102 North 56th St. |
| Arlington Heights, IL | 60005 Sanford, ME 04073 | MS 56-126 |
| PH (708) 956-0666 | PH (207) 324-4140 | Phoenix, AZ 85018 |
| FX (708) 956-0702 |  | PH (602) 244-3576 |
|  |  | FX (602) 244-4015 |

## Evaluation Board Layout



Component Side and Silk Screen (Not Actual Size)


MICREL SEMICONDUCTOR
AA - battery
SINGLE CELL BOOST MIC2571 DEMO BOARD \#42


Solder Side and Silk Screen (Not Actual Size)


## General Description

The LM2574 family is a series of easy to use fixed and adjustable switching voltage regulators. The LM2574 contains all of the active circuitry necessary to construct a stepdown (buck) switching regulator and requires a minimum of external components.
The LM2574 is available in $3.3 \mathrm{~V}, 5 \mathrm{~V}, 12 \mathrm{~V}$, and 15 V fixed output versions, or an adjustable version with an output voltage range of 1.23 V to 37 V . Output voltage is guaranteed to $\pm 4 \%$ for specified input and load conditions.
The LM2574 can supply 0.5 A while maintaining excellent line and load regulation. The output switch includes cycle-bycycle current limiting, as well as thermal shutdown for full protection under fault conditions.
An external shutdown connection selects operating or standby modes. Standby current is less than $200 \mu \mathrm{~A}$.
Heat sinks are generally unnecessary due the regulator's high efficiency. Adequate heat transfer is usually provided by soldering all package pins to a printed circuit board.
The LM2574 includes internal frequency compensation and an internal 52 kHz fixed frequency oscillator guaranteed to $\pm 10 \%$ of the frequency.
Circuits constructed around the LM2574 use a standard series of inductors which are available from several different manufacturers.

## Pin Configuration



14-pin SOIC (WM)

* NC: solder to printed circuit for maximum heat transfer


## Features

- 3.3V, 5V, 12V, 15V, and Adjustable Output Versions
- Adjustable Version Output 1.23 V to $37 \mathrm{~V} \pm 4 \%$ Max. over Line and Load Conditions.
- Guaranteed 0.5A Output Current
- Wide Input Voltage, up to 40 V
- Thermal Shutdown and Current Limit Protection
- Requires only 4 external Components.
- Shutdown Capability (Standby Mode)
- Low Power Standby Mode < 200 HA Typical
- High Efficiency
- 52 kHz Fixed Frequency Internal Oscillator
- Uses Standard Inductors


## Applications

- Simple High-efficiency Step-down (Buck) Regulator
- Efficient Pre-Regulator for Linear Regulators
- On-card Switching Regulators
- Positive to Negative Converter (Buck-Boost)


## Ordering Information

| Part Number | Temp. Range | Package |
| :--- | :---: | :---: |
| LM2574BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-pin Plastic DIP |
| LM2574BWM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14-pin Wide SOIC |
| LM2574-3.3BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-pin Plastic DIP |
| LM2574-3.3BWM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14-pin Wide SOIC |
| LM2574-5.0BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-pin Plastic DIP |
| LM2574-5.0BWM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14-pin Wide SOIC |
| LM2574-12BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-pin Plastic DIP |
| LM2574-12BWM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14-pin Wide SOIC |

## Typical Application



Figure 1. Fixed Output Regulator Circuit

## Absolute Maximum Ratings

Maximum Supply Voltage
LM2574 ..... 45V
OFF Pin Input Voltage $-0.3 \mathrm{~V} \leq \mathrm{V} \leq \mathrm{V}_{\text {IN }}$Output Voltage to Ground (Steady State)
........... -1 VPower DissipationInternally LimitedStorage Temperature Range .................. $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$Minimum ESD Rating
$C=100 \mathrm{pF}, \mathrm{R}=1.5 \mathrm{k} \Omega$ ..... 2kV
FB Pin ..... 1 kV
Lead Temperature (soldering, 10 sec .) ..... $260^{\circ} \mathrm{C}$
Maximum Junction Temperature ..... $150^{\circ} \mathrm{C}$

## Operating Ratings

Temperature Range<br>LM2574<br>$40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{J}} \leq+125^{\circ} \mathrm{C}$<br>Supply Voltage<br>LM2574 40V

Electrical Characteristics Specifications with standard typeface are for $T_{J}=25^{\circ} \mathrm{C}$, and those with boldface type apply over full Operating Temperature Range. Unless otherwise specified, $\mathrm{V}_{\text {in }}=12 \mathrm{~V}$, and $\mathrm{I}_{\text {LOAD }}=100 \mathrm{~mA}$.

| Symbol | Parameter | Condition | Min | Typ | Max | Units |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

SYSTEM PARAMETERS, ADJUSTABLE REGULATORS (Note 3) Test Circuit Figure 2

| $\mathrm{V}_{\text {OUT }}$ | Feedback Voltage | $\mathrm{V}_{\text {IN }}=12 \mathrm{~V}, \mathrm{I}_{\text {LOAD }}=0.1 \mathrm{~A}, \mathrm{~V}_{\text {OUT }}=5 \mathrm{~V}$ | 1.217 | 1.230 | 1.243 | V |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{~V}_{\text {OUT }}$ | Feedback Voltage | $0.1 \mathrm{~A} \leq \mathrm{I}_{\text {LOAD }} \leq 0.5 \mathrm{~A}, 7 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 40 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=5 \mathrm{~V}$ | 1.193 | 1.230 | 1.267 | V |
|  | (LM2574) | $\mathbf{1 . 1 8 0}$ |  | $\mathbf{1 . 2 8 0}$ | V |  |
| $\eta$ | Efficiency | $\mathrm{V}_{\text {IN }}=12 \mathrm{~V}, \mathrm{I}_{\text {LOAD }}=0.1 \mathrm{~A}, \mathrm{~V}_{\text {OUT }}=5 \mathrm{~V}$ |  | 78 |  | $\%$ |

SYSTEM PARAMETERS, 3.3V REGULATORS (Note 3) Test Circuit Figure 3

| $\mathrm{V}_{\text {OUT }}$ | Output Voltage | $\mathrm{V}_{\text {IN }}=12 \mathrm{~V}, \mathrm{I}_{\text {LOAD }}=0.1 \mathrm{~A}, \mathrm{~V}_{\text {OUT }}=3.3 \mathrm{~V}$ | 3.234 | 3.3 | 3.366 | V |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{~V}_{\text {OUT }}$ | Output VoItage | $0.1 \mathrm{~A} \leq \mathrm{I}_{\text {LOAD }} \leq 0.5 \mathrm{~A}, 4.75 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 40 \mathrm{~V}$, | 3.168 | 3.3 | 3.432 | V |
|  | (LM2574-3.3) | $\mathrm{V}_{\text {OUT }}=3.3 \mathrm{~V}$ | 3.135 |  | 3.465 | V |
| $\eta$ | Efficiency | $\mathrm{V}_{\text {IN }}=12 \mathrm{~V}, \mathrm{I}_{\text {LOAD }}=0.1 \mathrm{~A}$ |  | 73 |  | $\%$ |

## SYSTEM PARAMETERS, 5V REGULATORS (Note 3) Test Circuit Figure 3

| $\mathrm{V}_{\text {OUT }}$ | Output Voltage | $\mathrm{V}_{\text {IN }}=12 \mathrm{~V}, \mathrm{I}_{\text {LOAD }}=0.1 \mathrm{~A}, \mathrm{~V}_{\text {OUT }}=5 \mathrm{~V}$ | 4.900 | 5.0 | 5.100 | V |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{~V}_{\text {OUT }}$ | Output Voltage | $0.1 \mathrm{~A} \leq \mathrm{I}_{\text {LOAD }} \leq 0.5 \mathrm{~A}, 7 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 40 \mathrm{~V}$, | 4.800 | 5.0 | 5.200 | V |
|  | (LM2574-5.0) | $\mathrm{V}_{\text {OUT }}=5 \mathrm{~V}$ |  |  |  |  |

SYSTEM PARAMETERS, 12V REGULATORS (Note 3) Test Circuit Figure 3

| $\mathrm{V}_{\text {OUT }}$ | Output Voltage | $\mathrm{V}_{\text {IN }}=25 \mathrm{~V}, \mathrm{I}_{\text {LOAD }}=0.1 \mathrm{~A}, \mathrm{~V}_{\text {OUT }}=12 \mathrm{~V}$ | 11.760 | 12 | 12.240 | V |
| :--- | :--- | :--- | :--- | :--- | :--- | :---: |
| $\mathrm{~V}_{\text {OUT }}$ | Output Voltage | $0.1 \mathrm{~A} \leq \mathrm{I}_{\text {LOAD }} \leq 0.5 \mathrm{~A}, 15 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 40 \mathrm{~V}$, | 11.520 | 12 | 12.480 | V |
|  | (LM2574-12) | $\mathrm{V}_{\text {OUT }}=12 \mathrm{~V}$ | 11.400 |  | $\mathbf{1 2 . 6 0 0}$ | V |
| $\eta$ | Efficiency | $\mathrm{V}_{\text {IN }}=25 \mathrm{~V}, \mathrm{I}_{\text {LOAD }}=0.1 \mathrm{~A}$ |  | 88 |  | $\%$ |

SYSTEM PARAMETERS, 15V REGULATORS (Note 3) Test Circuit Figure 3

| $\mathrm{V}_{\text {OUT }}$ | Output Voltage | $\mathrm{V}_{\text {IN }}=30 \mathrm{~V}, \mathrm{I}_{\text {LOAD }}=0.1 \mathrm{~A}, \mathrm{~V}_{\text {OUT }}=15 \mathrm{~V}$ | 14.700 | 15 | 15.300 | V |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{~V}_{\text {OUT }}$ | Output Voltage | $0.1 \mathrm{~A} \leq \mathrm{I}_{\text {LOAD }} \leq 0.5 \mathrm{~A}, 18 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 40 \mathrm{~V}$, | 14.400 | 15 | 15.600 | V |
|  | (LM2574-15) | $\mathrm{V}_{\text {OUT }}=15 \mathrm{~V}$ | $\mathbf{1 4 . 2 5 0}$ |  | $\mathbf{1 5 . 7 5 0}$ | V |
| $\eta$ | Efficiency | $\mathrm{V}_{\text {IN }}=30 \mathrm{~V}, \mathrm{I}_{\text {LOAD }}=0.1 \mathrm{~A}$ |  | 88 |  | $\%$ |

Electrical Characteristics (continued)

| Symbol | Parameter | Condition | Min | Typ | Max | Units |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| DEVICE PARAMETERS, ADJUSTABLE REGULATOR |  |  |  |  |  |  |
| I | Feedback Bias Current | $V_{\text {OUT }}=5 \mathrm{~V}$ | 50 | 100 | $n A$ |  |

DEVICE PARAMETERS, FIXED and ADJUSTABLE REGULATORS

| $\mathrm{f}_{0}$ | Oscillator Frequency | Note 8 | $\begin{aligned} & 47 \\ & 42 \end{aligned}$ | 52 | $\begin{aligned} & 58 \\ & 63 \end{aligned}$ | $\begin{aligned} & \mathrm{kHz} \\ & \mathrm{kHz} \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {SAT }}$ | Saturation Voltage | $\mathrm{I}_{\text {OUT }}=0.5 \mathrm{~A}$, Note 4 |  | 0.8 | $\begin{aligned} & 1.2 \\ & 1.4 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| DC | Max Duty Cycle (ON) | Note 5 | 93 | 98 |  | \% |
| $\mathrm{I}_{\mathrm{CL}}$ | Current Limit | Peak Current, $\mathrm{t}_{\mathrm{ON}} \leq 3 \mu \mathrm{~s}$, Note 4 | $\begin{gathered} \hline 0.7 \\ 0.65 \end{gathered}$ | 1.0 | $\begin{aligned} & 1.6 \\ & 1.8 \end{aligned}$ | A |
| $\mathrm{I}_{\mathrm{L}}$ | Output Leakage Current | $\mathrm{V}_{\mathrm{IN}} \text {, Note 6, Output = 0V }$ <br> Note 6, Output = -1 V |  | 7.5 | $\begin{gathered} 2 \\ 30 \end{gathered}$ | mA |
| $\mathrm{I}_{\mathrm{Q}}$ | Quiescent Current | Note 6 |  | 5 | 10 | mA |
| $\mathrm{I}_{\text {STBY }}$ | Standby Quiescent Current | ON/OFF Pin = 5V (OFF) |  | 50 | 200 | $\mu \mathrm{A}$ |
| $\theta_{\text {JA }}$ | Thermal Resistance | N Package, Junction to Ambient, Note 7 WM Package, Junction to Ambient, Note 7 |  | $\begin{gathered} 85 \\ 100 \end{gathered}$ |  | $\begin{aligned} & { }^{\circ} \mathrm{C} / \mathrm{W} \\ & { }^{\circ} \mathrm{C} / \mathrm{W} \end{aligned}$ |

ON/OFF CONTROL, FIXED and ADJUSTABLE REGULATORS Test Circuit Figures 2, 3

| $\mathrm{V}_{\mathrm{IH}}$ | ON/OFF Input Level | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | 2.2 | 1.4 |  |
| :--- | :--- | :--- | :---: | :---: | :---: |
| $\mathrm{~V}_{\mathrm{IL}}$ | ON/OFF Input Level | $\mathrm{V}_{\text {OUT }}=15 \mathrm{~V}$ or 5 V |  | V |  |
|  |  |  |  | 1.2 | 1.0 |
| $\mathrm{I}_{\mathrm{IH}}$ | ON/OFF Logic Current | ON/OFF $=5 \mathrm{~V}(\mathrm{OFF})$ | V |  |  |
| $\mathrm{I}_{\mathrm{IL}}$ | ON/OFF Logic Current | ON/OFF $=0 \mathrm{~V}(\mathrm{ON})$ |  | 4 | 30 |

Note 1 Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate for which the device is intended to be functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics.
Note 2 All limits guaranteed at room temperature (standard type face) and at temperature extremes (bold type face). All room temperature limits are $100 \%$ production tested. All limits at temperature extremes are guaranteed via testing.
Note 3 External components such as the catch diode, inductor, input and output capacitors can affect switching regulator system performance. When the LM2574 is used as shown in Figure 1 test circuit, system performance will be shown in system parameters section of Electrical Characteristics.
Note 4 Output (pin 2) sourcing current. No diode, inductor, or capacitor connected to input.
Note 5 Feedback (pin 4) removed from output and connected to OV.
Note 6 Feedback (pin 4) removed from output and connected to 12 V to force the output transistor OFF.
Note 7 Junction to ambient thermal resistance with approximately 1 square inches of PC board copper surrounding the leads.

## Typical Performance Characteristics (Circuit of Figure 1)



Current Limit





Switch
Saturation Voltage


## Line Regulation




Standby
Quiescent Current



Feedback Pin Current


Dropout Voltage


## Typical Performance Characteristics (continued)





Figure 2. Adjustable Regulator Test Circuit


Figure 3. Fixed Regulator Test Circuit

## Block Diagrams



Fixed Regulator

## General Description

The MIC4574 is a series of easy to use fixed and adjustable BiCMOS step-down (buck) switch-mode voltage regulators. The 200 kHz MIC4574 duplicates the pinout and function of the 52 kHz LM 2574 . The higher switching frequency may allow up to a $4: 1$ reduction in output filter inductor values.
The MIC4574 is available in 3.3 V , and 5 V fixed output versions or a 1.23 V to 18 V adjustable output version. Both versions are capable of driving a 0.5 A load with excellent line and load regulation.
The feedback voltage is guaranteed to $\pm 2 \%$ tolerance for adjustable versions, and the output voltage is guaranteed to $\pm 3 \%$ for fixed versions, within specified voltages and load conditions. The oscillator frequency is guaranteed to $\pm 10 \%$. In shutdown mode, the regulator draws less than $200 \mu \mathrm{~A}$ standby current. The regulator performs cycle-by-cycle current limiting and thermal shutdown for protection under fault conditions.
This series of simple switch-mode regulators requires a minimum number of external components and can operate using a standard series of inductors. Frequency compensation is provided internally.
The MIC4574 is available in DIP (BN) and SOIC (BWM) packages for the industrial temperature range.

## Features

- Fixed 200 kHz operation
- 3.3V, 5V, and adjustable output versions
- Voltage over specified line and load conditions:

Fixed version: $\pm 3 \%$ max. output voltage
Adjustable version: $\pm 2 \%$ max. feedback voltage

- Guaranteed 0.5 A switch current
- Wide input voltage range: 4 V to 24 V
- Wide output voltage range: 1.23 V to 18 V
- Requires minimum external components
- Shutdown mode < 200 $\mu \mathrm{A}$ typ.
- $75 \%$ efficiency (adjustable version > 75\% typ.)
- Standard inductors and capacitors are $25 \%$ of typical LM2574 values.
- Thermal shutdown
- Overcurrent protection
- $100 \%$ electrical thermal limit burn-in


## Applications

- Simple high-efficiency step-down (buck) regulator
- Efficient pre-regulator for linear regulators
- On-card switching regulators
- Positive to negative converter (inverting buck-boost)
- Isolated flyback converter using minimum external components
- Negative boost converter


## Typical Applications



Fixed Regulator


## Ordering Information

| Part Number | Voltage | Temperature Range | Package |
| :--- | :---: | :---: | :---: |
| MIC4574-3.3BN | 3.3 V | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-pin DIP |
| MIC4574-5.0BN | 5.0 V | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-pin DIP |
| MIC4574BN | Adjustable | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-pin DIP |
| MIC4574-3.3BWM | 3.3 V | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14-lead SOIC |
| MIC4574-5.0BWM | 5.0 V | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14-lead SOIC |
| MIC4574BWM | Adjustable | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14-lead SOIC |

## Pin Configuration

| FB 1 | $\checkmark$ | 8 |
| :---: | :---: | :---: |
| SGND 2 |  | 7 |
| SHDN 3 |  | 6 |
| PGND 4 |  | 5 |


14-Lead Wide SOIC (WM)

## Pin Description

| Pin Number N Package | Pin Number WM Package | Pin Name | Pin Function |
| :---: | :---: | :---: | :---: |
|  | 1 | NC | Not internally connected. Solder to printed circuit for maximum heat transfer. |
|  | 2 | NC | Not internally connected. Solder to printed circuit for maximum heat transfer. |
| 1 | 3 | FB | Feedback (Input): Output voltage feedback to regulator. Connect to output of supply for fixed versions. Connect to 1.23 V tap of resistive divider for adjustable versions. |
| 2 | 4 | SGND | Signal Ground: |
| 3 | 5 | SHDN | Shutdown (Input): Logic low enables regulator. Logic high (> 2.4 V ) shuts down regulator. |
| 4 | 6 | PGND | Power Ground: |
|  | 7 | NC | Not internally connected. Solder to printed circuit for maximum heat transfer. |
|  | 8 | NC | Not internally connected. Solder to printed circuit for maximum heat transfer. |
|  | 9 | NC | Not internally connected. Solder to printed circuit for maximum heat transfer. |
| 5 | 10 | $\mathrm{V}_{\text {IN }}$ | Supply Voltage (Input): Unregulated +4 V to +40 V supply voltage. |
|  | 11 | NC | Not internally connected. Solder to printed circuit for maximum heat transfer. |
| 7 | 12 | SW | Switch (Output): Emitter of NPN output switch. Connect to external storage inductor and Shottky diode. |
| 8 | 13 | NC | Not internally connected. Solder to printed circuit for maximum heat transfer. |
|  | 14 | NC | Not internally connected. Solder to printed circuit for maximum heat transfer. |

Absolute Maximum Ratings
Supply Voltage ( $\mathrm{V}_{\mathrm{IN}}$ ) ..... 45 V
Shutdown (SHDN) ..... -0.3 V to +40 V
Output Switch (SW), Steady State ..... -1VOperating Junction Temperature$160^{\circ} \mathrm{C}$

Package Thermal Resistance
$\theta_{\mathrm{JA}}$ Plastic DIP $130^{\circ} \mathrm{C} / \mathrm{W}$
$\theta_{\mathrm{JC}}$ SOIC $120^{\circ} \mathrm{C} / \mathrm{W}$
Storage Temperature ................................ $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$

Electrical Characteristics $T_{J}=25^{\circ} \mathrm{C}$. Bold indicates $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{J} \leq+85^{\circ} \mathrm{C}$. (Note 1)

| Parameter | Condition | Min | Typ | Max | Units |  |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| MIC4574 [Adjustable] Note 2 |  |  |  |  |  |  |
| Feedback Voltage |  | 1.217 | 1.230 | 1.243 | V |  |
| Feedback Voltage | $8 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq 24 \mathrm{~V}, 0.1 \mathrm{~A} \leq \mathrm{I}_{\text {LOAD }} \leq 0.5 \mathrm{~A}$ | 1.193 | 1.230 | 1.267 | V |  |
|  |  | $\mathbf{1 . 1 8 0}$ |  | $\mathbf{1 . 2 8 0}$ | V |  |
| Efficiency | $\mathrm{I}_{\text {LOAD }}=0.5 \mathrm{~A}$ |  | 77 |  | $\%$ |  |
| Feedback Bias Current |  |  | 50 | 100 | nA |  |

## MIC4574-3.3

| Output Voltage |  | 3.234 | 3.3 | 3.366 | V |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Output Voltage | $6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq 24 \mathrm{~V}, 0.1 \mathrm{~A} \leq \mathrm{I}_{\text {LOAD }} \leq 0.5 \mathrm{~A}$ | 3.168 | 3.3 | 3.432 | V |
|  |  | 3.135 |  | 3.465 | V |
| Efficiency |  |  | 72 |  | $\%$ |

MIC4574-5.0

| Output Voltage |  | 4.900 | 5.0 | 5.100 |
| :--- | :--- | :---: | :---: | :---: |
| Output Voltage | $8 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq 24 \mathrm{~V}, 0.1 \mathrm{~A} \leq \mathrm{I}_{\text {LOAD }} \leq 0.5 \mathrm{~A}$ | 4.800 | 5.0 | 5.200 |
| Efficiency |  | 4.750 |  | V |

MIC4574 / -3.3 / -5.0

| Oscillator Frequency |  | 180 | 200 | 220 | kHz |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Saturation Voltage | $\mathrm{I}_{\text {OUT }}=0.5 \mathrm{~A}$ |  | 1 | $\begin{aligned} & 1.3 \\ & 1.5 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| Maximum Duty Cycle (On) | FB connected to 0V | 90 | 95 |  | \% |
| Current Limit | Peak Current, $\mathrm{t}_{\mathrm{ON}} \leq 3 \mu \mathrm{~s}$ | $\begin{gathered} 0.7 \\ 0.65 \end{gathered}$ | 1.0 | $\begin{aligned} & 1.6 \\ & 1.8 \end{aligned}$ | $\begin{aligned} & \mathrm{A} \\ & \mathrm{~A} \end{aligned}$ |
| Output Leakage Current | $\begin{aligned} & \mathrm{V}_{1 \mathrm{~N}}=24 \mathrm{~V}, \mathrm{FB} \text { connected to } 6 \mathrm{~V} \\ & \text { Output }=0 \mathrm{~V} \\ & \text { Output }=-1 \mathrm{~V} \\ & \hline \end{aligned}$ |  | $\begin{gathered} 0 \\ 7.5 \end{gathered}$ | $\begin{gathered} 2 \\ 30 \end{gathered}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| Quiescent Current |  |  | 5 | 10 | mA |
| Standby Quiescent Current | SHDN $=5 \mathrm{~V}$ (regulator off) |  | 50 | 200 | $\mu \mathrm{A}$ |
| SHDN Input Logic Level | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ (regulator off) | $\begin{aligned} & 2.2 \\ & 2.4 \end{aligned}$ | 1.4 |  | V |
|  | $\mathrm{V}_{\text {OUT }}=3.3 \mathrm{~V}$ or 5 V (regulator on) |  | 1.2 | $\begin{aligned} & 1.0 \\ & 0.8 \end{aligned}$ | V |
| SHDN Input Current | $\begin{aligned} & \hline \text { SHDN }=5 \mathrm{~V} \text { (regulator off) } \\ & \text { SHDN }=0 \mathrm{~V} \text { (regulator on) } \end{aligned}$ | -10 | $\begin{gathered} \hline 4 \\ 0.01 \end{gathered}$ | $\begin{aligned} & 30 \\ & 10 \end{aligned}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |

General Note: Devices are ESD protected, however, handling precautions are recommended.
Note $1 \mathrm{~V}_{\mathrm{IN}}=12 \mathrm{~V}, \mathrm{I}_{\text {LOAD }}=100 \mathrm{~mA}$ unless noted.
Note $2 \quad \mathrm{~V}_{\text {OUT }}=5 \mathrm{~V}$


Block Diagram with External Components
Fixed Step-Down Regulator


Block Diagram with External Components Adjustable Step-Down Regulator

## Functional Description

The MIC4574 is a variable duty cycle switch-mode regulator with an internal power switch. Refer to the block diagrams.

## Supply Voltage

The MIC4574 operates from a +4 V to +24 V unregulated input. Highest efficiency operation is from a supply voltage below +15 V .

## Enable/Shutdown

The shutdown (SHDN) input is TTL compatible. Ground the input if unused. A logic-low enables the regulator. A logichigh shuts down the internal regulator which reduces the current to typically $50 \mu \mathrm{~A}$.

## Feedback

Fixed versions of the regulator have an internal resistive divider from the feedback (FB) pin. Connect FB directly to the output line.
Adjustable versions require an external resistive voltage divider from the output voltage to ground, connected from the 1.23 V tap to FB .

## Duty Cycle Control

A fixed-gain error amplifier compares the feedback signal with a 1.23 V bandgap voltage reference. The resulting error amplifier output voltage is compared to a 200 kHz sawtooth waveform to produce a voltage controlled variable duty cycle output.

A higher feedback voltage increases the error amplifier output voltage. A higher error amplifier voltage (comparator "-" input) causes the comparator to detect only the peaks of the sawtooth, reducing the duty cycle of the comparator output. A lower feedback voltage increases the duty cycle.

## Output Switching

When the internal switch is on, an increasing current flows from the supply $\mathrm{V}_{\mathrm{IN}}$, through external storage inductor L1, to output capacitor $\mathrm{C}_{\text {OUT }}$ and the load. Energy is stored in the inductor as the current increases with time.
When the internal switch is turned off, the collapse of the magnetic field in L1 forces current to flow through fast recovery diode D 1 , charging $\mathrm{C}_{\text {Out }}$.

## Output Capacitor

External output capacitor $\mathrm{C}_{\text {OUT }}$ provides stabilization and reduces ripple.

## Return Paths

During the on portion of the cycle, the output capacitor and load currents return to the supply ground. During the off portion of the cycle, current is being supplied to the output capacitor and load by storage inductor L1, which means that D1 is part of the high-current return path.

## Applications Information

The applications circuits that follow have been constructed and tested. Refer to Application Note 15 for additional information, including efficiency graphs and manufacturer's addresses and telephone numbers for most circuits.

For a mathematical approach to component selection and circuit design, refer to Application Note 14.


Figure 1. 6V-24V to 3.3V/0.5A Buck Converter Through Hole


Figure 2. 6V-40V to 3.3V/0.5A Buck Converter Note 3 Through Hole


Figure 3. 8V-24V to 5V/0.5A Buck Converter Through Hole


Figure 4. $8 \mathrm{~V}-40 \mathrm{~V}$ to $5 \mathrm{~V} / 0.5 \mathrm{~A}$ Buck Converter Note 3 Through Hole


Figure 5. 16V-40V to 12V/0.5A Buck Converter Note 3 Through Hole


Figure 6. $6 \mathrm{~V}-18 \mathrm{~V}$ to $3.3 \mathrm{~V} / 0.5 \mathrm{~A}$ Buck Converter Low-Profile Surface Mount


Figure 7. 6V-36V to $3.3 \mathrm{~V} / 0.5 \mathrm{~A}$ Buck Converter Note 3 Low-Profile Surface Mount


Figure 8 . $8 \mathrm{~V}-18 \mathrm{~V}$ to $5 \mathrm{~V} / 0.5 \mathrm{~A}$ Buck Converter Low-Profile Surface Mount

Note 3 Although the MIC457x family is functional to input voltage to 40 V they are not guaranteed to survive a short circuit to ground for input voltage above 24 V . Contact Micrel for availablity of 40 V parts.


Figure 9. 8V-36V to 5V/0.5A Buck Converter Note 3 Low-Profile Surface Mount


Figure 10. 16V-36V to 12V/0.5A Buck Converter Note 3 Low-Profile Surface Mount


Figure 11. 6V-24V to 3.3V/0.5A Buck Converter Lower-Cost Surface Mount


Figure 12. 6V-36V to 3.3V/0.5A Buck Converter Note 3 Lower-Cost Surface Mount


Figure 13. 8V-24V to 5V/0.5A Buck Converter Lower-Cost Surface Mount


Figure 14. 8V-36V to 5V/0.5A Buck Converter Note 3 Lower-Cost Surface Mount


Figure 15. 16V-36V to 12V/0.5A Buck Converter Note 3 Lower-Cost Surface Mount

Note 3 Although the MIC457x family is functional to input voltage to 40 V they are not guaranteed to survive a short circuit to ground for input voltage above 24 V . Contact Micrel for availablity of 40 V parts.


## General Description

The LM2575 series of monolithic integrated circuits provide all the active functions for a step-down (buck) switching regulator. Fixed versions are available with a $3.3 \mathrm{~V}, 5 \mathrm{~V}, 12 \mathrm{~V}$, or 15 V fixed output. Adjustable versions have an output voltage range from 1.23 V to 37 V . Both versions are capable of driving a 1A load with excellent line and load regulation.
These regulators are simple to use because they require a minimum number of external components and include internal frequency compensation and a fixed-frequency oscillator.
The LM2575 series offers a high efficiency replacement for popular three-terminal adjustable linear regulators. It substantially reduces the size of the heat sink, and in many cases no heat sink is required.
A standard series of inductors available from several different manufacturers are ideal for use with the LM2575 series. This feature greatly simplifies the design of switch-mode power supplies.
The feedback voltage is guaranteed to $\pm 2 \%$ tolerance for adjustable versions, and the output voltage is guaranteed to $\pm 3 \%$ for fixed versions, within specified input voltages and output load conditions. The oscillator frequency is guaranteed to $\pm 10 \%$. External shutdown is included, featuring less than $200 \mu \mathrm{~A}$ standby current. The output switch includes cycle-bycycle current limiting and thermal shutdown for full protection under fault conditions.

## Features

- $3.3 \mathrm{~V}, 5 \mathrm{~V}, 12 \mathrm{~V}, 15 \mathrm{~V}$, and adjustable output versions
- Voltage over specified line and load conditions:

Fixed version: $\pm 3 \%$ max. output voltage
Adjustable version: $\pm 2 \%$ max. feedback voltage

- Guaranteed 1A output current
- Wide input voltage range:

4 V to 40 V

- Wide output voltage range
1.23 V to 37 V
- Requires only 4 external components
- 52 kHz fixed frequency internal oscillator
- Low power standby mode $\mathrm{I}_{\mathrm{Q}}$ typically $<200 \mu \mathrm{~A}$
- $80 \%$ efficiency (adjustable version typically $>80 \%$ )
- Uses readily available standard inductors
- Thermal shutdown and current limit protection
- $100 \%$ electrical thermal limit burn-in


## Applications

- Simple high-efficiency step-down (buck) regulator
- Efficient pre-regulator for linear regulators
- On-card switching regulators
- Positive to negative converter (inverting Buck-Boost)
- Isolated Flyback Converter using minimum number of external components
- Negative Boost Converter


## Typical Applications



Note: Pin numbers are for TO-220 Package

Fixed Regulator in Typical Application


Adjustable Regulator in Fixed Output Application

## Ordering Information

| Part Number ${ }{ }^{\text {a }}$ | Temperature Range | Package |
| :---: | :---: | :---: |
| LM2575BN* | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16-pin Plastic DIP |
| LM2575-3.3BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16-pin Plastic DIP |
| LM2575-5.0BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16-pin Plastic DIP |
| LM2575-12BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16-pin Plastic DIP |
| LM2575BWM* | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 24-pin Wide SOIC |
| LM2575-3.3BWM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 24-pin Wide SOIC |
| LM2575-5.0BWM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 24-pin Wide SOIC |
| LM2575-12BWM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 24-pin Wide SOIC |
| LM2575BT* ${ }^{\text {¢ }}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 5-lead TO-220 |
| LM2575-3.3BT ${ }^{\dagger}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 5-lead TO-220 |
| LM2575-5.0BT ${ }^{+}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 5-lead TO-220 |
| LM2575-12BT ${ }^{\dagger}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 5-lead TO-220 |
| LM2575BU* | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 5-lead TO-263 |
| LM2575-3.3BU | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 5-lead TO-263 |
| LM2575-5.0BU | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 5-lead TO-263 |
| LM2575-12BU | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 5-lead TO-263 |

* Adjustable output regulators.
${ }^{\dagger}$ Contact factory for bent or staggered leads option.


## Pin Configurations

5-LEAD TO-220 (T)


5-LEAD TO-263 (U)


## Absolute Maximum Ratings (Note 1)

Maximum Supply Voltage
ON/OFF Pin Input Voltage
Output Voltage to Ground (Steady State)
Power Dissipation
Storage Temperature Range
Minimum ESD Rating
$C=100 \mathrm{pF}, \mathrm{R}=1.5 \mathrm{k} \Omega$
FB Pin
Lead Temperature (soldering, 10 sec. )
Maximum Junction Temperature

## Operating Ratings

$\begin{array}{lr}\text { Temperature Range } & -40^{\circ} \mathrm{C} \leq \mathrm{T}_{j} \leq+125^{\circ} \mathrm{C} \\ \text { Supply Voltage } & 40 \mathrm{~V}\end{array}$

Electrical Characteristics Specifications with standard typeface are for $T_{J}=25^{\circ} \mathrm{C}$, and those with boldface type apply over full Operating Temperature Range. Unless otherwise specified, $\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}$, and $\mathrm{I}_{\mathrm{LOAD}}=200 \mathrm{~mA}$.

| Symbol | Parameter | Conditions | Typ | LM2575 |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
|  |  | Limit <br> (Note 2) |  |  |  |

SYSTEM PARAMETERS, ADJUSTABLE REGULATORS (Note 3) Test Circuit Figure 1

| $\mathrm{V}_{\text {OUT }}$ | Feedback Voltage | $\begin{aligned} & \mathrm{V}_{\text {IN }}=12 \mathrm{~V}, \mathrm{I}_{\text {LOAD }}=0.2 \mathrm{~A} \\ & \mathrm{~V}_{\text {OUT }}=5 \mathrm{~V} \end{aligned}$ | 1.230 | $\begin{aligned} & 1.217 \\ & 1.243 \end{aligned}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathrm{V}_{\text {OUT }}}$ | Feedback Voltage LM2575 | $\begin{aligned} & 0.2 \mathrm{~A} \leq \mathrm{I}_{\text {LOAD }} \leq 1 \mathrm{~A}, 8 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq 40 \mathrm{~V} \\ & \mathrm{~V}_{\text {OUT }}=5 \mathrm{~V} \end{aligned}$ | 1.230 | $\begin{aligned} & 1.193 / 1.180 \\ & 1.267 / 1.280 \end{aligned}$ | $V(\min )$ <br> V (max) |
| $\eta$ | Efficiency | $\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}, \mathrm{I}_{\text {LOAD }}=1 \mathrm{~A}, \mathrm{~V}_{\text {OUT }}=5 \mathrm{~V}$ | 82 |  | \% |

SYSTEM PARAMETERS, 3.3V REGULATORS (Note 3) Test Circuit Figure 1

| $\mathrm{V}_{\text {OUT }}$ | Output Voltage | $\mathrm{V}_{\text {IN }}=12 \mathrm{~V}, \mathrm{I}_{\text {LOAD }}=0.2 \mathrm{~A}$ <br> $\mathrm{~V}_{\text {OUT }}=3.3 \mathrm{~V}$ | 3.3 | 3.234 | V |
| :--- | :--- | :--- | :---: | :---: | :---: |
|  |  |  | 3.366 | $\mathrm{~V}(\mathrm{~min})$ |  |
| $\mathrm{V}(\mathrm{max})$ |  |  |  |  |  |

SYSTEM PARAMETERS, 5V REGULATORS (Note 3) Test Circuit Figure 1

| $\mathrm{V}_{\text {OUT }}$ | Output Voltage | $\mathrm{V}_{\text {IN }}=12 \mathrm{~V}, \mathrm{I}_{\text {LOAD }}=0.2 \mathrm{~A}$ <br> $\mathrm{~V}_{\text {OUT }}=5 \mathrm{~V}$ | 5.0 | 4.900 | V <br>  |
| :--- | :--- | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\text {OUT }}$ | Output Voltage | $0.2 \mathrm{~min} \leq \mathrm{I}_{\text {LOAD }} \leq 1 \mathrm{~A}, 8 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 40 \mathrm{~V}$ | 5.0 | 5.100 | $\mathrm{~V}(\mathrm{max})$ |
|  | LM2575-5.0 | $\mathrm{V}_{\text {OUT }}=5 \mathrm{~V}$ |  | V |  |
|  |  |  |  | $4.800 / 4.750$ | $\mathrm{~V}(\mathrm{~min})$ |
| $\eta$ | Efficiency | $\mathrm{V}_{\text {IN }}=12 \mathrm{~V}, \mathrm{I}_{\text {LOAD }}=1 \mathrm{~A}$ | $8.200 / 5.250$ | $\mathrm{~V}(\mathrm{max})$ |  |

SYSTEM PARAMETERS, 12V REGULATORS (Note 3) Test Circuit Figure 1

| $\mathrm{V}_{\text {OUT }}$ | Output Voltage | $\begin{aligned} & \mathrm{V}_{\text {IN }}=25 \mathrm{~V}, \mathrm{I}_{\text {LOAD }}=0.2 \mathrm{~A} \\ & \mathrm{~V}_{\text {OUT }}=12 \mathrm{~V} \end{aligned}$ | 12 | $\begin{aligned} & 11.760 \\ & 12.240 \end{aligned}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {OUT }}$ | Output Voltage <br> LM2575-12 | $\begin{aligned} & 0.2 \mathrm{~A} \leq \mathrm{I}_{\text {LOAD }} \leq 1 \mathrm{~A}, 15 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq 40 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{OUT}}=12 \mathrm{~V} \end{aligned}$ | 12 | $\begin{aligned} & 11.520 / 11.400 \\ & 12.480 / 12.600 \end{aligned}$ | $\mathrm{V}(\min )$ <br> V (max) |
| $\eta$ | Efficiency | $\mathrm{V}_{\mathrm{IN}}=25 \mathrm{~V}, \mathrm{I}_{\text {LOAD }}=1 \mathrm{~A}$ | 88 |  | \% |

## Electrical Characteristics (continued)

|  |  |  |  | LM2575 | Units |
| :--- | :--- | :--- | :--- | :---: | :---: |
| Symbol | Parameter | Conditions | Typ | Limit <br> (Note 2) | (Limits) |

SYSTEM PARAMETERS, 15V REGULATORS (Note 3) Test Circuit Figure 1

| $\mathrm{V}_{\text {OUT }}$ | Output Voltage | $\begin{aligned} & \mathrm{V}_{\text {IN }}=30 \mathrm{~V}, \mathrm{I}_{\text {LOAD }}=0.2 \mathrm{~A} \\ & \mathrm{~V}_{\text {OUT }}=15 \mathrm{~V} \end{aligned}$ | 15 | $\begin{aligned} & 14.700 \\ & 15.300 \end{aligned}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {OUT }}$ | Output Voltage LM2575-15 | $\begin{aligned} & 0.2 \mathrm{~A} \leq \mathrm{I}_{\text {LOAD }} \leq 1 \mathrm{~A}, 18 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq 40 \mathrm{~V} \\ & \mathrm{~V}_{\text {OUT }}=15 \mathrm{~V} \end{aligned}$ | 15 | $\begin{aligned} & 14.400 / 14.250 \\ & 15.600 / 15.750 \end{aligned}$ |  |
| $\eta$ | Efficiency | $\mathrm{V}_{\mathrm{IN}}=30 \mathrm{~V}, \mathrm{I}_{\text {LOAD }}=1 \mathrm{~A}$ | 88 |  | \% |

DEVICE PARAMETERS, ADJUSTABLE REGULATOR

| B | Feedback Bias Current | $\mathrm{V}_{\text {OUT }}=5 \mathrm{~V}$ | 50 | $100 / 500$ | nA |
| :--- | :--- | :--- | :--- | :--- | :---: |

DEVICE PARAMETERS, FIXED and ADJUSTABLE REGULATORS

| $\mathrm{f}_{\mathrm{O}}$ | Oscillator Frequency |  | 52 | $\begin{aligned} & 47 / 42 \\ & 58 / 63 \end{aligned}$ | $\begin{gathered} \mathrm{kHz} \\ \mathrm{kHz}(\min ) \\ \mathrm{kHz}(\max ) \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {SAT }}$ | Saturation Voltage | $\mathrm{I}_{\text {OUT }}=1 \mathrm{~A}($ Note 4) | 0.9 | 1.2/1.4 | $\begin{gathered} \mathrm{V} \\ \mathrm{~V}(\max ) \end{gathered}$ |
| DC | Max Duty Cycle (ON) | (Note 5) | 98 | 93 | $\begin{gathered} \% \\ \%(\min ) \end{gathered}$ |
| $\mathrm{I}_{\mathrm{CL}}$ | Current Limit | Peak Current, $\mathrm{t}_{\mathrm{ON}} \leq 3 \mu \mathrm{~s}$ (Note 4) | 2.2 | $\begin{aligned} & 1.7 / 1.3 \\ & 3.0 / 3.2 \end{aligned}$ |  |
| $\mathrm{I}_{\mathrm{L}}$ | Output Leakage Current | $\begin{array}{ll} \hline \mathrm{V}_{\mathrm{IN}}=40 \mathrm{~V},(\text { Note } 6), & \text { Output }=0 \mathrm{~V} \\ (\text { Output }=-1 \mathrm{~V} \\ & \text { Output }=-1 \mathrm{~V} \end{array}$ | 7.5 | $\begin{gathered} 2 \\ 30 \end{gathered}$ | $\begin{gathered} \mathrm{mA}(\max ) \\ \mathrm{mA} \\ \mathrm{~mA}(\max ) \end{gathered}$ |
| ${ }_{\mathrm{Q}}$ | Quiescent Current | (Note 6) | 5 | 10 | $\begin{gathered} \mathrm{mA} \\ \mathrm{~mA}(\max ) \end{gathered}$ |
| $\mathrm{I}_{\text {STBY }}$ | Standby Quiescent Current | ON/OFF Pin = 5V (OFF) | 50 | 200 | $\begin{gathered} \mu \mathrm{A} \\ \mu \mathrm{~A}(\max ) \end{gathered}$ |
| $\begin{aligned} & \theta_{\mathrm{JA}} \\ & \theta_{\mathrm{JA}} \\ & \theta_{\mathrm{JC}} \\ & \theta_{\mathrm{JA}} \\ & \theta_{\mathrm{JA}} \end{aligned}$ | Thermal Resistance | T Package, Junction to Ambient (Note 7) <br> T Package, Junction to Ambient (Note 8) <br> T Package, Junction to Case <br> N Package, Junction to Ambient (Note 9) WM Package, Junction to Amb. (Note 9) | $\begin{gathered} \hline 65 \\ 45 \\ 2 \\ 85 \\ 100 \end{gathered}$ |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

Electrical Characteristics
(continued)

| Symbol | Parameter | Conditions | Typ | LM2575 | Units <br> (Limits) |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Limit (Note 2) |  |
| ON/OFF CONTROL, FIXED and ADJUSTABLE REGULATORS Test Circuit Figure 1 |  |  |  |  |  |
| $\begin{aligned} & \mathrm{V}_{\mathrm{IH}} \\ & \mathrm{~V}_{\mathrm{IL}} \end{aligned}$ | ON/OFF Pin Logic Input Level | $\begin{aligned} & \mathrm{V}_{\text {OUT }}=0 \mathrm{~V} \\ & \mathrm{~V}_{\text {OUT }}=5 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 1.4 \\ & 1.2 \end{aligned}$ | $\begin{aligned} & \text { 2.2/2.4 } \\ & 1.0 / 0.8 \end{aligned}$ | V (min) <br> V (max) |
| $\mathrm{I}_{\mathrm{IH}}$ | ON /OFF Pin Logic Current | ON /OFF Pin = 5V (OFF) | 4 | 30 | $\begin{gathered} \mu \mathrm{A} \\ \mu \mathrm{~A}(\text { max }) \end{gathered}$ |
| $\overline{I_{L L}}$ |  | ON/OFF Pin = OV (ON) | 0.01 | 10 | $\begin{gathered} \mu \mathrm{A} \\ \mu \mathrm{~A}(\text { max }) \end{gathered}$ |

Note 1: Absolute Maximum Rating indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics.
Note 2: All limits guaranteed at room temperature (standard type face) and at temperature extremes (bold type face). All room temperature limits are $100 \%$ production tested. All limits at temperature extreme are guaranteed via testing.
Note 3: External components such as the catch diode, inductor, input and output capacitors can affect switching regulator system performance. When the LM2575/LM1575 is used as shown in Figure 1 test circuit, system performance will be shown in system parameters section of Electrical Characteristics.
Note 4: Output (pin 2) sourcing current. No diode, inductor or capacitor connected to output.
Note 5: Feedback (pin 4) removed from output and connected to OV.
Note 6: Feedback (pin 4) removed from output and connected to 12 V to force the output transistor OFF.
Note 7: Junction to ambient thermal resistance (no external heat sink) for the 5-lead TO-220 package mounted vertically, with 1/2" leads in a socket, or on PC board with minimum copper area.
Note 8: Junction to ambient thermal resistance (no external heat sink) for the 5-lead TO-220 package mounted vertically, with 1/4" leads soldered to PC board containing approximately 4 square inches of copper area surrounding the leads.
Note 9: Junction to ambient thermal resistance with approximately 1 square inch of pc board copper surrounding the leads. Additional copper will lower thermal resistance further.

## Typical Performance Characteristics




* Adjustable version only


## Typical Performance Characteristics (continued) (Circuit of Figure 1)







Switch
Saturation Voltage


Line Regulation



Standby
Quiescent Current



## Feedback Pin Current



Typical Performance Characteristics (Circuit of Figure 1)

$V_{\text {OUT }}=5 \mathrm{~V}$

Switching Waveforms


$$
\mathrm{V}_{\text {OUT }}=5 \mathrm{~V} \quad \mathrm{~V}_{\text {IN }}=20 \mathrm{~V}
$$

A: Output pin voltage $10 \mathrm{~V} / \mathrm{div}$
B: Output pin current $1 \mathrm{~A} /$ div
C : Inductor current $0.5 \mathrm{~A} / \mathrm{div}$
D: Output ripple voltage $20 \mathrm{mV} / \mathrm{div}$. AC coupled
Horizontal Time Base: $5 \mu \mathrm{~s} / \mathrm{div}$

## Test Circuits and Layout Guidelines



Note: Pin numbers are for TO-220 Package
Figure 1.
As in any switching regulator, layout is very important. Rapidly switching currents associated with wiring inductance generate voltage transients which can cause problems. For minimal stray inductance and ground loops, the length of the leads indicated by heavy lines should be kept as short as possible. Single-point grounding (as indicated) or ground plane construction should be used for best results.

## Block Diagrams



Note: Pin numbers are for the TO-220 package


Fixed Regulator

## Adjustable Regulator

## General Description

The MIC4575 is a series of easy to use fixed and adjustable BiCMOS step-down (buck) switch-mode voltage regulators. The 200kHz MIC4575 duplicates the pinout and function of the 52 kHz LM2575. The higher switching frequency may allow up to a $4: 1$ reduction in output filter inductor values.
The MIC4575 is available in 3.3 V , and 5 V fixed output versions or a 1.23 V to 18 V adjustable output version. Both versions are capable of driving a 1 A load with excellent line and load regulation.
The feedback voltage is guaranteed to $\pm 2 \%$ tolerance for adjustable versions, and the output voltage is guaranteed to $\pm 3 \%$ for fixed versions, within specified voltages and load conditions. The oscillator frequency is guaranteed to $\pm 10 \%$. In shutdown mode, the regulator draws less than $200 \mu \mathrm{~A}$ standby current. The regulator performs cycle-by-cycle current limiting and thermal shutdown for protection under fault conditions.
This series of simple switch-mode regulators requires a minimum number of external components and can operate using a standard series of inductors. Frequency compensation is provided internally.
The MIC4575 is available in TO-220 (BT) and TO-263 (BU) packages for the industrial temperature range.

## Features

- Fixed 200 kHz operation
- $3.3 \mathrm{~V}, 5 \mathrm{~V}$, and adjustable output versions
- Voltage over specified line and load conditions:

Fixed version: $\pm 3 \%$ max. output voltage
Adjustable version: $\pm 2 \%$ max. feedback voltage

- Guaranteed 1A switch current
- Wide input voltage range: 4 V to 24 V
- Wide output voltage range: 1.23 V to 18 V
- Requires minimum external components
- Shutdown mode < 200 $\mu \mathrm{A}$ typ.
- $75 \%$ efficiency (adjustable version > 75\% typ.)
- Standard inductors and capacitors are $25 \%$ of typical LM2575 values.
- Thermal shutdown
- Overcurrent protection
- $100 \%$ electrical thermal limit burn-in


## Applications

- Simple high-efficiency step-down (buck) regulator
- Efficient pre-regulator for linear regulators
- On-card switching regulators
- Positive to negative converter (inverting buck-boost)
- Battery Charger
- Negative boost converter
- Step-down 6V to 3.3V for Intel Pentium ${ }^{\text {TM }}$ and similar microprocessors


## Typical Applications



Fixed Regulator


Adjustable Regulator

## Ordering Information

| Part Number | Voltage | Temperature Range | Package |
| :--- | :---: | :---: | :---: |
| MIC4575-3.3BT | 3.3 V | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 5-lead TO-220 |
| MIC4575-5.0BT | 5.0 V | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 5-lead TO-220 |
| MIC4575BT | Adjustable | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 5-lead TO-220 |
| MIC4575-3.3BU | 3.3 V | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 5-lead TO-263 |
| MIC4575-5.0BU | 5.0 V | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 5-lead TO-263 |
| MIC4575BU | Adjustable | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 5-lead TO-263 |

## Pin Configuration



Tab GND
5-Lead TO-220 (T)


Tab GND

5-Lead TO-263 (U)

## Pin Description

| Pin Number | Pin Name | Pin Function |
| :---: | :---: | :--- |
| 1 | $\mathrm{~V}_{\mathrm{IN}}$ | Supply Voltage (Input): Unregulated +4V to +40V supply voltage. |
| 2 | SW | Switch (Output): Emitter of NPN output switch. Connect to external storage <br> inductor and Shottky diode. |
| 3 | GND | Ground |
| 4 | FB | Feedback (Input): Output voltage feedback to regulator. Connect to output <br> of supply for fixed versions. Connect to 1.23 V tap of resistive divider for <br> adjustable versions. |
| 5 | SHDN | Shutdown (Input): Logic low enables regulator. Logic high $(>2.4 \mathrm{~V})$ shuts <br> down regulator. |

Absolute Maximum Ratings
Supply Voltage ( $\mathrm{V}_{\text {IN }}$ ) ..... 45 V
Shutdown (SHDN) ..... -0.3 V to +40 V
Output Switch (SW), Steady State ..... -1V
Operating Junction Temperature ..... $160^{\circ} \mathrm{C}$

Package Thermal Resistance
$\theta_{\mathrm{JA}}$ TO-220, TO-263 $65^{\circ} \mathrm{C} / \mathrm{W}$
$\theta_{\mathrm{JC}}$ TO-220, TO-263 ............................................... $2^{\circ} \mathrm{C} / \mathrm{W}$
Storage Temperature ................................... $65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$

Electrical Characteristics $T_{J}=25^{\circ} \mathrm{C}$. Bold indicates $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{J} \leq+85^{\circ} \mathrm{C}$. (Note 1)

| Parameter | Condition | Min | Typ | Max | Units |
| :--- | :--- | :---: | :---: | :---: | :---: |
| MIC4575 [Adjustable] |  | 1.217 | 1.230 | 1.243 | V |
| Feedback Voltage | $8 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 24 \mathrm{~V}, 0.2 \mathrm{~A} \leq \mathrm{I}_{\text {LOAD }} \leq 1 \mathrm{~A}$ | 1.193 | 1.230 | 1.267 | V |
| Feedback Voltage |  | $\mathbf{1 . 1 8 0}$ |  | $\mathbf{1 . 2 8 0}$ | V |
| Efficiency | $\mathrm{I}_{\text {LOAD }}=1 \mathrm{~A}, \mathrm{~V}_{\text {OUT }}=5 \mathrm{~V}$ |  | 77 |  | $\%$ |
| Feedback Bias Current |  |  | 50 | 100 | nA |

## MIC4575-3.3

| Output Voltage |  | 3.234 | 3.3 | 3.366 |
| :--- | :--- | :---: | :---: | :---: |
| Output Voltage | $6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq 24 \mathrm{~V}, 0.2 \mathrm{~A} \leq \mathrm{I}_{\text {LOAD }} \leq 1 \mathrm{~A}$ | 3.168 | 3.3 | 3.432 |
|  |  | 3.135 | V |  |
| Efficiency | $\mathrm{I}_{\text {LOAD }}=1 \mathrm{~A}$ |  | 72 |  |

MIC4575-5.0

| Output Voltage |  | 4.900 | 5.0 | 5.100 |
| :--- | :--- | :---: | :---: | :---: |
| Output Voltage | $8 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 24 \mathrm{~V}, 0.2 \mathrm{~A} \leq \mathrm{I}_{\text {LOAD }} \leq 1 \mathrm{~A}$ | 4.800 | 5.0 | 5.200 |
| Efficiency |  | 4.750 |  | V |

MIC4575 / -3.3 / -5.0

| Oscillator Frequency |  | 180 | 200 | 220 | kHz |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Saturation Voltage | $\mathrm{I}_{\text {OUT }}=1 \mathrm{~A}$ |  | 1 | $\begin{aligned} & 1.3 \\ & 1.5 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| Maximum Duty Cycle (On) | FB connected to 0V | 90 | 95 |  | \% |
| Current Limit | Peak Current, $\mathrm{t}_{\mathrm{ON}} \leq 3 \mu \mathrm{~s}$ | $\begin{aligned} & 1.7 \\ & 1.3 \end{aligned}$ | 2.2 | $\begin{aligned} & 3.0 \\ & 3.2 \end{aligned}$ | $\begin{aligned} & \text { A } \\ & \text { A } \end{aligned}$ |
| Output Leakage Current | $\mathrm{V}_{\text {IN }}=24 \mathrm{~V}$, FB connected to 0 V <br> Output $=0 \mathrm{~V}$ <br> Output $=-1 \mathrm{~V}$ |  | $\begin{gathered} 0 \\ 7.5 \end{gathered}$ | $\begin{gathered} 2 \\ 30 \end{gathered}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| Quiescent Current |  |  | 5 | 10 | mA |
| Standby Quiescent Current | SHDN $=5 \mathrm{~V}$ (regulator off) |  | 50 | 200 | $\mu \mathrm{A}$ |
| SHDN Input Logic Level | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ (regulator off) | $\begin{aligned} & 2.2 \\ & 2.4 \end{aligned}$ | 1.4 |  | V |
|  | $\mathrm{V}_{\text {OUT }}=3.3$ or 5 V (regulator on) |  | 1.2 | $\begin{aligned} & 1.0 \\ & 0.8 \end{aligned}$ | V |
| SHDN Input Current | $\begin{aligned} & \text { SHDN }=5 \mathrm{~V} \text { (regulator off) } \\ & \text { SHDN }=0 \mathrm{~V} \text { (regulator on) } \end{aligned}$ | -10 | $\begin{gathered} 4 \\ 0.01 \end{gathered}$ | $\begin{aligned} & 30 \\ & 10 \end{aligned}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |

General Note: Devices are ESD protected, however, handling precautions are recommended.
Note $1 V_{I N}=12 \mathrm{~V}, \mathrm{I}_{\text {LOAD }}=200 \mathrm{~mA}$ unless noted.


Block Diagram with External Components
Fixed Step-Down Regulator


Block Diagram with External Components Adjustable Step-Down Regulator

## Functional Description

The MIC4575 is a variable duty cycle switch-mode regulator with an internal power switch. Refer to the block diagrams.

## Supply Voltage

The MIC4575 operates from a +4 V to +24 V unregulated input. Highest efficiency operation is from a supply voltage around +15 V .

## Enable/Shutdown

The shutdown (SHDN) input is TTL compatible. Ground the input if unused. A logic-low enables the regulator. A logichigh shuts down the internal regulator which reduces the current to typically $50 \mu \mathrm{~A}$.

## Feedback

Fixed versions of the regulator have an internal resistive divider from the feedback (FB) pin. Connect FB directly to the output line.
Adjustable versions require an external resistive voltage divider from the output voltage to ground, connected from the 1.23 V tap to FB .

## Duty Cycle Control

A fixed-gain error amplifier compares the feedback signal with a 1.23 V bandgap voltage reference. The resulting error amplifier output voltage is compared to a 200 kHz sawtooth waveform to produce a voltage controlled variable duty cycle output.

A higher feedback voltage increases the error amplifier output voltage. A higher error amplifier voltage (comparator "-" input) causes the comparator to detect only the peaks of the sawtooth, reducing the duty cycle of the comparator output. A lower feedback voltage increases the duty cycle.

## Output Switching

When the internal switch is on, an increasing current flows from the supply $\mathrm{V}_{\mathrm{IN}}$, through external storage inductor L1, to output capacitor $\mathrm{C}_{\text {OUT }}$ and the load. Energy is stored in the inductor as the current increases with time.
When the internal switch is turned off, the collapse of the magnetic field in L1 forces current to flow through fast recovery diode D 1 , charging $\mathrm{C}_{\text {Out }}$.

## Output Capacitor

External output capacitor $\mathrm{C}_{\text {OUT }}$ provides stabilization and reduces ripple.

## Return Paths

During the on portion of the cycle, the output capacitor and load currents return to the supply ground. During the off portion of the cycle, current is being supplied to the output capacitor and load by storage inductor L1, which means that D1 is part of the high-current return path.

## Applications Information

The applications circuits that follow have been constructed and tested. Refer to Application Note 15 for additional information, including efficiency graphs and manufacturer's addresses and telephone numbers for most circuits.

For a mathematical approach to component selection and circuit design, refer to Application Note 14.


Figure 1. $6 \mathrm{~V}-24 \mathrm{~V}$ to $3.3 \mathrm{~V} / 1 \mathrm{~A}$ Buck Converter Through Hole


Figure 2. 6V-40V to 3.3V/1A Buck Converter Note 3 Through Hole


Figure 3. 8V-24V to 5V/1A Buck Converter Through Hole


Figure 4. 8V-40V to 5V/1A Buck Converter Note 3 Through Hole


Figure 5. $16 \mathrm{~V}-40 \mathrm{~V}$ to $12 \mathrm{~V} / 1 \mathrm{~A}$ Buck Converter Note 3 Through Hole


Figure 6. $6 \mathrm{~V}-18 \mathrm{~V}$ to $3.3 \mathrm{~V} / 1 \mathrm{~A}$ Buck Converter Low-Profile Surface Mount


Figure 7. $8 \mathrm{~V}-18 \mathrm{~V}$ to $5 \mathrm{~V} / 1 \mathrm{~A}$ Buck Converter Low-Profile Surface Mount


Figure 8. 6V-36V to 3.3V/1A Buck Converter Note 3 Low-Profile Surface Mount

Note 2 Surface mount.
Note 3 Although the MIC457x family is functional to input voltage to 40 V they are not guaranteed to survive a short circuit to ground for input voltage above 24 V . Contact Micrel for availablity of 40 V parts.


Figure 9. $8 \mathrm{~V}-36 \mathrm{~V}$ to $5 \mathrm{~V} / 1 \mathrm{~A}$ Buck Converter Note 3 Low-Profile Surface Mount


Figure 10. 16V-36V to 12V/1A Buck Converter Note 3 Low-Profile Surface Mount


Figure 11. 6V-24V to 3.3V/1A Buck Converter Lower-Cost Surface Mount

Figure 12. 6V-36V to $3.3 \mathrm{~V} / 1 \mathrm{~A}$ Buck Converter Note 3 Lower-Cost Surface Mount



Figure 13. 8V-24V to 5V/1A Buck Converter Lower-Cost Surface Mount


Figure 14. 8V-36V to 5V/1A Buck Converter Note 3 Lower-Cost Surface Mount


Figure 15. 16V-36V to 12V/1A Buck Converter Note 3 Lower-Cost Surface Mount

Note 3 Although the MIC457x family is functional to input voltage to 40 V they are not guaranteed to survive a short circuit to ground for input voltage above 24 V . Contact Micrel for availablity of 40 V parts.


Figure 16. $8 \mathrm{~V}-18 \mathrm{~V}$ to $-5 \mathrm{~V} / 0.2 \mathrm{~A}$ Buck-Boost Converter Through Hole


Figure 17. 5V to -5V/0.3A Buck-Boost Converter Through Hole


Figure 18. Low Output-Noise Regulator (5mV Output Ripple )


Figure 19. Split $\pm 5$ V Supply


Figure 20. Adjustable (0V-12V) Output-Voltage Regulator


Figure 21. Low Output-Voltage Regulator (1V)


Figure 22. 1A Battery Charger (6-8 cells)


Figure 23. $0.1 \mathrm{~A}-1 \mathrm{~A}$ Variable Current Battery Charger


Figure 24. 1A Battery Charger (2-8 Cells)


Figure 25. Remote Sensing Regulator Note 3


Figure 26. 6V-18V to Split +/-12V/100mA Supplies


Figure 27. 1A Battery Charger


Figure 28. Improved Adjustable Output Voltage Regulator (0V-12V)


Figure 29. Switchable Battery Pack Charger


Figure 30. Lithium Ion Battery Charger with End of Charge Flag


Figure 31. Low Output Noise Regulator (<1mV)

## General Description

The LM2576 series of monolithic integrated circuits provide all the active functions for a step-down (buck) switching regulator. Fixed versions are available with a $3.3 \mathrm{~V}, 5 \mathrm{~V}, 12 \mathrm{~V}$, or 15 V fixed output. Adjustable versions have an output voltage range from 1.23 V to 37 V . Both versions are capable of driving a 3A load with excellent line and load regulation.
These regulators are simple to use because they require a minimum number of external components and include internal frequency compensation and a fixed-frequency oscillator.
The LM2576 series offers a high efficiency replacement for popular three-terminal adjustable linear regulators. It substantially reduces the size of the heat sink, and in many cases no heat sink is required.
A standard series of inductors available from several different manufacturers are ideal for use with the LM2576 series. This feature greatly simplifies the design of switch-mode power supplies.
The feedback voltage is guaranteed to $\pm 2 \%$ tolerance for adjustable versions, and the output voltage is guaranteed to $\pm 3 \%$ for fixed versions, within specified input voltages and output load conditions. The oscillator frequency is guaranteed to $\pm 10 \%$. External shutdown is included, featuring less than $200 \mu \mathrm{~A}$ standby current. The output switch includes cycle-bycycle current limiting and thermal shutdown for full protection under fault conditions.

## Features

- $3.3 \mathrm{~V}, 5 \mathrm{~V}, 12 \mathrm{~V}, 15 \mathrm{~V}$, and adjustable output versions
- Voltage over specified line and load conditions:

Fixed version: $\pm 3 \%$ max. output voltage
Adjustable version: $\pm 2 \%$ max. feedback voltage

- Guaranteed 3A output current
- Wide input voltage range:

4 V to 40 V

- Wide output voltage range
1.23 V to 37 V
- Requires only 4 external components
- 52 kHz fixed frequency internal oscillator
- Low power standby mode $\mathrm{I}_{\mathrm{Q}}$ typically < $200 \mu \mathrm{~A}$
- $80 \%$ efficiency (adjustable version typically $>80 \%$ )
- Uses readily available standard inductors
- Thermal shutdown and current limit protection
- 100\% electrical thermal limit burn-in


## Applications

- Simple high-efficiency step-down (buck) regulator
- Efficient pre-regulator for linear regulators
- On-card switching regulators
- Positive to negative converter (inverting Buck-Boost)
- Isolated Flyback Converter using minimum number of external components
- Negative Boost Converter


## Typical Applications



Note: Pin numbers are for TO-220 Package

7V-40V
Unregulated


Note: Pin numbers are for TO-220 Package

$$
\mathrm{V}_{\text {OUT }}=1.23\left(1+\frac{\mathrm{R} 2}{\mathrm{R} 1}\right)
$$

Adjustable Regulator in Fixed Output Application

## Ordering Information

| Part Number |  | Temperature Range |
| :--- | :---: | :---: |
| LM2576BT $^{\star \dagger}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 5-lead TO-220 |
| LM2576-3.3BT ${ }^{\dagger}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 5-lead TO-220 |
| LM2576-5.0BT $^{\dagger}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 5-lead TO-220 |
| LM2576-12BT $^{\dagger}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 5-lead TO-220 |
| LM2576BU | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 5-lead TO-263 |
| LM2576-3.3BU | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 5-lead TO-263 |
| LM2576-5.0BU | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 5-lead TO-263 |
| LM2576-12BU | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 5-lead TO-263 |

* Adjustable output regulators.
$\dagger$ Contact factory for bent or staggered leads option.


## Pin Configurations



## Absolute Maximum Ratings (Note 1)

Maximum Supply Voltage
ON/OFF Pin Input Voltage
Output Voltage to Ground (Steady State)
Power Dissipation
Storage Temperature Range
Minimum ESD Rating
$C=100 \mathrm{pF}, \mathrm{R}=1.5 \mathrm{k} \Omega$
FB Pin
Lead Temperature (soldering, 10 sec .)
Maximum Junction Temperature

## Operating Ratings

$\begin{array}{lr}\text { Temperature Range } & -40^{\circ} \mathrm{C} \leq \mathrm{T}_{J} \leq+125^{\circ} \mathrm{C} \\ \text { Supply Voltage } & 40 \mathrm{~V}\end{array}$

Electrical Characteristics Specifications with standard typeface are for $\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$, and those with boldface type apply over full Operating Temperature Range. Unless otherwise specified, $\mathrm{V}_{\mathbb{I N}}=12 \mathrm{~V}$, and $\mathrm{I}_{\text {LOAD }}=500 \mathrm{~mA}$.

| Symbol | Parameter | Conditions | Typ | LM2576 |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
|  | Limit <br> (Note 2) | Units <br> (Limits) |  |  |  |

SYSTEM PARAMETERS, ADJUSTABLE REGULATORS (Note 3) Test Circuit Figure 1

| $\mathrm{V}_{\text {OUT }}$ | Feedback Voltage | $\begin{aligned} & \mathrm{V}_{\text {IN }}=12 \mathrm{~V}, \mathrm{I}_{\text {LOAD }}=0.5 \mathrm{~A} \\ & \mathrm{~V}_{\text {OUT }}=5 \mathrm{~V} \end{aligned}$ | 1.230 | $\begin{aligned} & 1.217 \\ & 1.243 \end{aligned}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {OUT }}$ | Feedback Voltage LM2576 | $\begin{aligned} & 0.5 \mathrm{~A} \leq \mathrm{I}_{\mathrm{LOAD}} \leq 3 \mathrm{~A}, 6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq 40 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{OUT}}=5 \mathrm{~V} \end{aligned}$ | 1.230 | $\begin{aligned} & 1.193 / 1.180 \\ & 1.267 / 1.280 \end{aligned}$ |  |
| $\eta$ | Efficiency | $\mathrm{V}_{\text {IN }}=12 \mathrm{~V}, \mathrm{I}_{\text {LOAD }}=3 \mathrm{~A}, \mathrm{~V}_{\text {OUT }}=5 \mathrm{~V}$ | 82 |  | \% |

SYSTEM PARAMETERS, 3.3V REGULATORS (Note 3) Test Circuit Figure 1

| $\mathrm{V}_{\text {OUT }}$ | Output Voltage | $\mathrm{V}_{\text {IN }}=12 \mathrm{~V}, \mathrm{I}_{\text {LOAD }}=0.5 \mathrm{~A}$ <br> $\mathrm{~V}_{\text {OUT }}=3.3 \mathrm{~V}$ | 3.3 |  | V <br> $\mathrm{V}(\mathrm{min})$ <br> $\mathrm{V}(\mathrm{max})$ |
| :--- | :--- | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\text {OUT }}$ | Output Voltage | $0.5 \mathrm{~A} \leq \mathrm{I}_{\text {LOAD }} \leq 3 \mathrm{~A}, 6 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 40 \mathrm{~V}$ | 3.3 | 3.366 | V |
|  | LM2576-3.3 | $\mathrm{V}_{\text {OUT }}=3.3 \mathrm{~V}$ |  | $3.168 / 3.135$ | $\mathrm{~V}(\mathrm{~min})$ |
| $\eta$ |  |  |  | $3.432 / 3.465$ | $\mathrm{~V}(\mathrm{max})$ |

SYSTEM PARAMETERS, 5V REGULATORS (Note 3) Test Circuit Figure 1

| $\mathrm{V}_{\text {OUT }}$ | Output Voltage | $\begin{aligned} & \mathrm{V}_{\text {IN }}=12 \mathrm{~V}, \mathrm{I}_{\text {LOAD }}=0.5 \mathrm{~A} \\ & \mathrm{~V}_{\text {OUT }}=5 \mathrm{~V} \end{aligned}$ | 5.0 | $\begin{aligned} & 4.900 \\ & 5.100 \end{aligned}$ | $\begin{gathered} \mathrm{V} \\ \mathrm{~V}(\min ) \\ \mathrm{V}(\max ) \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{V_{\text {OUT }}}$ | Output Voltage LM2576-5.0 | $\begin{aligned} & 0.5 \mathrm{~A} \leq \mathrm{I}_{\text {LOAD }} \leq 3 \mathrm{~A}, 8 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 40 \mathrm{~V} \\ & \mathrm{~V}_{\text {OUT }}=5 \mathrm{~V} \end{aligned}$ | 5.0 | $\begin{aligned} & \text { 4.800/4.750 } \\ & 5.200 / 5.250 \end{aligned}$ | $\begin{gathered} \mathrm{V} \\ \mathrm{~V}(\min ) \\ \mathrm{V}(\max ) \end{gathered}$ |
| $\eta$ | Efficiency | $\mathrm{V}_{\text {IN }}=12 \mathrm{~V}, \mathrm{I}_{\text {LOAD }}=3 \mathrm{~A}$ | 82 |  | \% |

SYSTEM PARAMETERS, 12V REGULATORS (Note 3) Test Circuit Figure 1

| $\mathrm{V}_{\text {OUT }}$ | Output Voltage | $\begin{aligned} & \mathrm{V}_{\text {IN }}=25 \mathrm{~V}, \mathrm{I}_{\text {LOAD }}=0.5 \mathrm{~A} \\ & \mathrm{~V}_{\text {OUT }}=12 \mathrm{~V} \end{aligned}$ | 12 | $\begin{aligned} & 11.760 \\ & 12.240 \end{aligned}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {OUT }}$ | Output Voltage LMLM2576-12 | $\begin{aligned} & 0.5 \mathrm{~A} \leq \mathrm{I}_{\text {LOAD }} \leq 3 \mathrm{~A}, 15 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 40 \mathrm{~V} \\ & \mathrm{~V}_{\text {OUT }}=12 \mathrm{~V} \end{aligned}$ | 12 | $\begin{aligned} & 11.520 / 11.400 \\ & 12.480 / 12.600 \end{aligned}$ |  |
| $\eta$ | Efficiency | $\mathrm{V}_{\mathrm{IN}}=25 \mathrm{~V}, \mathrm{I}_{\text {LOAD }}=3 \mathrm{~A}$ | 88 |  | \% |

Electrical Characteristics (continued)

| Symbol | Parameter | Conditions | Typ | LM2576 | Units |
| :--- | :--- | :--- | :--- | :---: | :---: |
|  |  | Limit <br> (Note 2) |  |  |  |

## SYSTEM PARAMETERS, 15V REGULATORS (Note 3) Test Circuit Figure 1

| $\mathrm{V}_{\text {OUT }}$ | Output Voltage | $\mathrm{V}_{\text {IN }}=30 \mathrm{~V}, \mathrm{I}_{\text {LOAD }}=0.5 \mathrm{~A}$ <br> $\mathrm{~V}_{\text {OUT }}=15 \mathrm{~V}$ | 15 | 14.700 | V <br> $\mathrm{V}(\mathrm{min})$ <br> $\mathrm{V}(\mathrm{max})$ |
| :--- | :--- | :--- | :--- | :--- | :---: |
| $\mathrm{V}_{\text {OUT }}$ | Output Voltage | $0.5 \mathrm{~A} \leq \mathrm{I}_{\text {LOAD }} \leq 3 \mathrm{~A}, 18 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 40 \mathrm{~V}$ | 15 | 15.300 | V |
|  | LM2576-15 | $\mathrm{V}_{\text {OUT }}=15 \mathrm{~V}$ |  | $14.400 / 14.250$ | $\mathrm{~V}(\mathrm{~min})$ |
| $\eta$ |  |  |  | $15.600 / 15.750$ | $\mathrm{~V}(\mathrm{max})$ |

DEVICE PARAMETERS, ADJUSTABLE REGULATOR

| I | Feedback Bias Current | $\mathrm{V}_{\text {OUT }}=5 \mathrm{~V}$ | 50 | $100 / 500$ | nA |
| :--- | :--- | :--- | :--- | :--- | :---: |

DEVICE PARAMETERS, FIXED and ADJUSTABLE REGULATORS

| $\mathrm{f}_{\mathrm{O}}$ | Oscillator Frequency |  | 52 | $\begin{aligned} & 47 / 42 \\ & 58 / 63 \end{aligned}$ | $\begin{gathered} \mathrm{kHz} \\ \mathrm{kHz}(\min ) \\ \mathrm{kHz}(\max ) \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {SAT }}$ | Saturation Voltage | $\mathrm{I}_{\text {OUT }}=3 \mathrm{~A}($ Note 4) | 1.4 | 1.8/2.0 | $\begin{gathered} \mathrm{V} \\ \mathrm{~V}(\max ) \end{gathered}$ |
| DC | Max Duty Cycle (ON) | (Note 5) | 98 | 93 | $\begin{gathered} \% \\ \%(\min ) \end{gathered}$ |
| $\mathrm{I}_{\mathrm{CL}}$ | Current Limit | Peak Current, $\mathrm{t}_{\mathrm{ON}} \leq 3 \mu \mathrm{~s}$ (Note 4) | 5.8 | $\begin{aligned} & 4.2 / 3.5 \\ & 6.9 / 7.5 \end{aligned}$ | $A$ $A(\min )$ $A(\max )$ |
| $\mathrm{I}_{\mathrm{L}}$ | Output Leakage Current | $\begin{array}{ll} \hline \mathrm{V}_{\text {IN }}=40 \mathrm{~V},(\text { Note } 6), & \text { Output }=0 \mathrm{~V} \\ \text { Output }=-1 \mathrm{~V} \\ \text { (Note 6) } & \text { Output }=-1 \mathrm{~V} \end{array}$ | 7.5 | 2 <br> 30 | $\begin{gathered} \mathrm{mA}(\max ) \\ \mathrm{mA} \\ \mathrm{~mA}(\max ) \end{gathered}$ |
| $\mathrm{I}_{\mathrm{Q}}$ | Quiescent Current | (Note 6) | 5 | 10 | $\begin{gathered} \mathrm{mA} \\ \mathrm{~mA}(\max ) \end{gathered}$ |
| $\mathrm{I}_{\text {STBY }}$ | Standby Quiescent Current | ON/OFF Pin = 5V (OFF) | 50 | 200 | $\begin{gathered} \mu \mathrm{A} \\ \mu \mathrm{~A}(\max ) \end{gathered}$ |
| $\begin{aligned} & \theta_{\mathrm{JA}} \\ & \theta_{\mathrm{JA}} \\ & \theta_{\mathrm{JC}} \end{aligned}$ | Thermal Resistance | T,U Package, Junction to Ambient (Note 7) T,U Package, Junction to Ambient (Note 8) T,U Package, Junction to Case | $\begin{gathered} 65 \\ 45 \\ 2 \end{gathered}$ |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

## Electrical Characteristics (continued)

|  |  |  | LM2576 | Units |  |
| :--- | :--- | :--- | :--- | :---: | :---: |
| Symbol | Parameter | Conditions | Typ | Limit <br> (Note 2) | (Limits) |

ON/OFF CONTROL, FIXED and ADJUSTABLE REGULATORS Test Circuit Figure 1

| $\mathrm{V}_{\text {IH }}$ <br> $\mathrm{V}_{\text {IL }}$ | ON/OFF Pin Logic Input Level | $\begin{aligned} & \mathrm{V}_{\text {OUT }}=0 \mathrm{~V} \\ & \mathrm{~V}_{\text {OUT }}=5 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 1.4 \\ & 1.2 \end{aligned}$ | $\begin{aligned} & 2.2 / 2.4 \\ & 1.0 / 0.8 \end{aligned}$ | $V(\min )$ <br> V(max) |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{IH}}$ | ON /OFF Pin Logic Current | ON /OFF Pin = 5V (OFF) | 4 | 30 | $\begin{gathered} \mu \mathrm{A} \\ \mu \mathrm{~A}(\max ) \end{gathered}$ |
| $\mathrm{I}_{\text {IL }}$ |  | ON/OFF Pin = OV (ON) | 0.01 | 10 | $\underset{\mu \mathrm{A}(\max )}{\mu}$ |

Note 1: Absolute Maximum Rating indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics.
Note 2: All limits guaranteed at room temperature (standard type face) and at temperature extremes (bold type face). All room temperature limits are $100 \%$ production tested. All limits at temperature extreme are guaranteed via testing.
Note 3: External components such as the catch diode, inductor, input and output capacitors can affect switching regulator system performance. When the LM2576/LM1576 is used as shown in Figure 1 test circuit, system performance will be shown in system parameters section of Electrical Characteristics.
Note 4: Output (pin 2) sourcing current. No diode, inductor or capacitor connected to output.
Note 5: Feedback (pin 4) removed from output and connected to 0V.
Note 6: Feedback (pin 4) removed from output and connected to 12 V to force the output transistor OFF.
Note 7: Junction to ambient thermal resistance (no external heat sink) for the 5-lead TO-220 package mounted vertically, with 1/2" leads in a socket, or on PC board with minimum copper area.
Note 8: Junction to ambient thermal resistance (no external heat sink) for the 5-lead TO-220 package mounted vertically, with $1 / 4$ " leads soldered to PC board containing approximately 4 square inches of copper area surrounding the leads.
Note 9: Junction to ambient thermal resistance with approximately 1 square inch of pc board copper surrounding the leads. Additional copper will lower thermal resistance further.

## Typical Performance Characteristics



Typical Performance Characteristics (continued) (Circuit of Figure 1)



## Minimum Operating

 Voltage Junction temperature ('C)

Supply Current vs. Duty Cycle


Switch
Saturation Voltage


## Line Regulation




Standby Quiescent Current


Efficiency


Feedback Pin Current


Dropout Voltage


Typical Performance Characteristics (Circuit of Figure 1)

$\mathrm{V}_{\text {OUT }}=5 \mathrm{~V} \quad \mathrm{~V}_{\text {IN }}=45 \mathrm{~V}$
A: Output pin voltage 50V/div
B: Output pin current 2A/div
C: Inductor current 2A/div
D: Output ripple voltage $50 \mathrm{mV} / \mathrm{div}$., AC coupled
Horizontal Time Base: $5 \mu \mathrm{~S} / \mathrm{div}$

## Test Circuits and Layout Guidelines



Figure 1.
As in any switching regulator, layout is very important. Rapidly switching currents associated with wiring inductance generate voltage transients which can cause problems. For minimal stray inductance and ground loops, the length of the leads indicated by heavy lines should be kept as short as possible. Single-point grounding (as indicated) or ground plane construction should be used for best results.

## Block Diagrams



Note: Pin numbers are for the TO-220 package

Fixed Regulator


Adjustable Regulator

MIC4576

## General Description

The MIC4576 is a series of easy to use fixed and adjustable BiCMOS step-down (buck) switch-mode voltage regulators. The 200kHz MIC4576 duplicates the pinout and function of the 52 kHz LM2576. The higher switching frequency may allow up to a $4: 1$ reduction in output filter inductor values.
The MIC4576 is available in 3.3V, and 5V fixed output versions or a 1.23 V to 30 V adjustable output version. Both versions are capable of driving a 3A load with excellent line and load regulation.
The feedback voltage is guaranteed to $\pm 2 \%$ tolerance for adjustable versions, and the output voltage is guaranteed to $\pm 3 \%$ for fixed versions, within specified voltages and load conditions. The oscillator frequency is guaranteed to $\pm 10 \%$. In shutdown mode, the regulator draws less than $200 \mu \mathrm{~A}$ standby current. The regulator performs cycle-by-cycle current limiting and thermal shutdown for protection under fault conditions.
This series of simple switch-mode regulators requires a minimum number of external components and can operate using a standard series of inductors. Frequency compensation is provided internally.
The MIC4576 is available in TO-220 (BT) and TO-263 (BU) packages for the industrial temperature range.

## Features

- Fixed 200 kHz operation
- 3.3V, 5 V , and adjustable output versions
- Voltage over specified line and load conditions:

Fixed version: $\pm 3 \%$ max. output voltage
Adjustable version: $\pm 2 \%$ max. feedback voltage

- Guaranteed 3A switch current
- Wide input voltage range: 4 V to 36 V
- Wide output voltage range: 1.23 V to 30 V
- Requires minimum external components
- Shutdown mode < 200 $\mu \mathrm{A}$ typ.
- 75\% efficiency (adjustable version > 75\% typ.)
- Standard inductors are $25 \%$ of typical LM2576 values
- Thermal shutdown
- Overcurrent protection
- 100\% electrical thermal limit burn-in


## Applications

- Simple high-efficiency step-down (buck) regulator
- Efficient pre-regulator for linear regulators
- On-card switching regulators
- Positive to negative converter (inverting buck-boost)
- Battery Charger
- Negative boost converter
- Step-down to 3.3 V for Intel Pentium ${ }^{\text {TM }}$
and similar microprocessors


## Typical Applications



Fixed Regulator


Adjustable Regulator

## Ordering Information

| Part Number | Voltage | Temperature Range | Package |
| :--- | :---: | :---: | :---: |
| MIC4576-3.3BT | 3.3 V | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 5-lead TO-220 |
| MIC4576-5.0BT | 5.0 V | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 5-lead TO-220 |
| MIC4576BT | Adjustable | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 5-lead TO-220 |
| MIC4576-3.3BU | 3.3 V | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 5-lead TO-263 |
| MIC4576-5.0BU | 5.0 V | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 5-lead TO-263 |
| MIC4576BU | Adjustable | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 5-lead TO-263 |

## Pin Configuration



Tab GND
5-Lead TO-220 (T)


Tab GND

5-Lead TO-263 (U)

## Pin Description

| Pin Number | Pin Name | Pin Function |
| :---: | :---: | :--- |
| 1 | $\mathrm{~V}_{\mathrm{IN}}$ | Supply Voltage (Input): Unregulated +4V to +36V supply voltage. |
| 2 | SW | Switch (Output): Emitter of NPN output switch. Connect to external storage <br> inductor and Shottky diode. |
| 3 | GND | Ground |
| 4 | FB | Feedback (Input): Output voltage feedback to regulator. Connect to output <br> of supply for fixed versions. Connect to 1.23 V tap of resistive divider for <br> adjustable versions. |
| 5 | SHDN | Shutdown (Input): Logic low enables regulator. Logic high (>2.4V) shuts <br> down regulator. |

## Absolute Maximum Ratings

Supply Voltage ( $\mathrm{V}_{\mathrm{IN}}$ )Shutdown ( $\mathrm{V}_{\text {SHDN }}$ ), 0.3 V to 30 VOutput Switch ( $\mathrm{V}_{\mathrm{SW}}$ ), Steady State ..... $-1 \mathrm{~V}$
Feedback Voltage ( $\mathrm{V}_{\mathrm{FB}}$ ) [Adjustable] ..... $+3.8 \mathrm{~V}$40V Operating Junction Temperature$160^{\circ} \mathrm{C}$Package Thermal Resistance
$\theta_{\text {JA }}$ TO-220, TO-263 ..... $65^{\circ} \mathrm{C} / \mathrm{W}$
$\theta_{\mathrm{JC}}$ TO-220, TO-263 ..... $2^{\circ} \mathrm{C} / \mathrm{W}$
Storage Temperature $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$

## Electrical Characteristics

$\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}$; $\mathrm{I}_{\text {LOAD }}=500 \mathrm{~mA} ; \mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$, bold values indicate $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{J}} \leq+85^{\circ} \mathrm{C}$; unless noted.

| Parameter | Condition | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MIC4576 [Adjustable] (Note 1) |  |  |  |  |  |
| Feedback Voltage |  | 1.217 | 1.230 | 1.243 | V |
| Feedback Voltage | $8 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 36 \mathrm{~V}, 0.5 \mathrm{~A} \leq \mathrm{I}_{\text {LOAD }} \leq 3 \mathrm{~A}$ | $\begin{aligned} & 1.193 \\ & 1.180 \end{aligned}$ | 1.230 | $\begin{aligned} & 1.267 \\ & 1.280 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| Efficiency | $\mathrm{I}_{\text {LOAD }}=3 \mathrm{~A}$ |  | 77 |  | \% |
| Maximum Duty Cycle (On) | $\mathrm{V}_{\mathrm{FB}}=1.0 \mathrm{~V}$ | 90 | 95 |  | \% |
| Output Leakage Current | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=36 \mathrm{~V}, \mathrm{~V}_{\mathrm{FB}}=1.5 \mathrm{~V} \\ & \text { output }=0 \mathrm{~V} \\ & \text { output }=-1 \mathrm{~V} \end{aligned}$ |  | $\begin{gathered} 0 \\ 7.5 \end{gathered}$ | $\begin{gathered} 2 \\ 30 \end{gathered}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| Quiescent Current | $\mathrm{V}_{\mathrm{FB}}=1.5 \mathrm{~V}$ |  | 5 | 10 | mA |
| Feedback Bias Current |  |  | 50 | $\begin{aligned} & 100 \\ & 500 \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{nA} \\ & \mathrm{nA} \end{aligned}$ |

## MIC4576-3.3

| Output Voltage |  | 3.234 | 3.3 | 3.366 | V |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Output Voltage | $6 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 36 \mathrm{~V}, 0.5 \mathrm{~A} \leq \mathrm{I}_{\text {LOAD }} \leq 3 \mathrm{~A}$ | $\begin{aligned} & 3.168 \\ & 3.135 \end{aligned}$ | 3.3 | $\begin{aligned} & \hline 3.432 \\ & 3.465 \end{aligned}$ | $\begin{aligned} & \hline \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| Efficiency | $\mathrm{I}_{\text {LOAD }}=3 \mathrm{~A}$ |  | 72 |  | \% |
| Maximum Duty Cycle (On) | $\mathrm{V}_{\mathrm{FB}}=2.5 \mathrm{~V}$ | 90 | 95 |  | \% |
| Output Leakage Current | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=36 \mathrm{~V}, \mathrm{~V}_{\mathrm{FB}}=4.0 \mathrm{~V} \\ & \text { output }=0 \mathrm{~V} \\ & \text { output }=-1 \mathrm{~V} \end{aligned}$ |  | $\begin{gathered} 0 \\ 7.5 \end{gathered}$ | $\begin{gathered} 2 \\ 30 \end{gathered}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| Quiescent Current | $\mathrm{V}_{\mathrm{FB}}=4.0 \mathrm{~V}$ |  | 5 | 10 | mA |

## MIC4576-5.0

| Output Voltage |  | 4.900 | 5.0 | 5.100 |
| :--- | :--- | :--- | :---: | :---: |
| Output Voltage | $8 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq 36 \mathrm{~V}, 0.5 \mathrm{~A} \leq \mathrm{I}_{\mathrm{LOAD}} \leq 3 \mathrm{~A}$ | 4.800 | 5.0 | 5.200 |
| Efficiency | $\mathrm{I}_{\mathrm{LOAD}}=3 \mathrm{~A}$ | V |  |  |
| Maximum Duty Cycle (On) | $\mathrm{V}_{\mathrm{FB}}=4.0 \mathrm{~V}$ |  | 77 |  |
| Output Leakage Current | IN <br>  <br> output $=36 \mathrm{~V}, \mathrm{~V}_{\mathrm{FB}}=6.0 \mathrm{~V}$ <br>  <br>  <br> output $=-1 \mathrm{~V}$ | 90 | 95 |  |
| Quiescent Current | $\mathrm{V}_{\mathrm{FB}}=6.0 \mathrm{~V}$ |  | $\%$ |  |


| Parameter | Condition | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MIC4576 / -3.3 /-5.0 |  |  |  |  |  |
| Oscillator Frequency |  | 180 | 200 | 220 | kHz |
| Saturation Voltage | $\mathrm{I}_{\text {OUT }}=3 \mathrm{~A}$ |  | 1.7 | $\begin{aligned} & 2.3 \\ & 2.5 \end{aligned}$ | V |
| Current Limit | peak current, $\mathrm{t}_{\mathrm{ON}} \leq 3 \mu \mathrm{~s} ; \mathrm{V}_{\mathrm{FB}}=0 \mathrm{~V}$ | $\begin{aligned} & 4.2 \\ & 3.5 \end{aligned}$ | 5.2 | $\begin{aligned} & 6.9 \\ & 7.5 \end{aligned}$ | $\begin{aligned} & \hline \text { A } \\ & \text { A } \end{aligned}$ |
| Standby Quiescent Current | $\mathrm{V}_{\text {SHDN }}=5 \mathrm{~V}$ (regulator off), $\mathrm{V}_{\mathrm{FB}}=0 \mathrm{~V}$ |  | 50 | 200 | $\mu \mathrm{A}$ |
| SHDN Input Logic Level | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ (regulator off) | $\begin{aligned} & 2.2 \\ & 2.4 \end{aligned}$ | 1.4 |  | V |
|  | $\mathrm{V}_{\text {OUT }}=3.3 \mathrm{~V}$ or 5 5 (regulator on) |  | 1.2 | $\begin{aligned} & 1.0 \\ & 0.8 \end{aligned}$ | V |
| SHDN Input Current | $\mathrm{V}_{\text {SHDN }}=5 \mathrm{~V}$ (regulator off) <br> $\mathrm{V}_{\text {SHDN }}=0 \mathrm{~V}$ (regulator on) | -10 | $\begin{gathered} \hline 4 \\ 0.01 \\ \hline \end{gathered}$ | $\begin{aligned} & 30 \\ & 10 \end{aligned}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ |

General Note: Devices are ESD protected, however, handling precautions are recommended.
Note 1: $V_{\text {OUT }}=5 \mathrm{~V}$

## Block Diagrams



Block Diagram with External Components
Fixed Step-Down Regulator


Block Diagram with External Components Adjustable Step-Down Regulator

## Functional Description

The MIC4576 is a variable duty cycle switch-mode regulator with an internal power switch. Refer to the block diagrams.

## Supply Voltage

The MIC4576 operates from a +4 V to +36 V unregulated input. Highest efficiency operation is from a supply voltage around +15 V .

## Enable/Shutdown

The shutdown (SHDN) input is TTL compatible. Ground the input if unused. A logic-low enables the regulator. A logichigh shuts down the internal regulator which reduces the current to typically $50 \mu \mathrm{~A}$.

## Feedback

Fixed versions of the regulator have an internal resistive divider from the feedback (FB) pin. Connect FB directly to the output line.
Adjustable versions require an external resistive voltage divider from the output voltage to ground, connected from the 1.23 V tap to FB.

## Duty Cycle Control

A fixed-gain error amplifier compares the feedback signal with a 1.23 V bandgap voltage reference. The resulting error amplifier output voltage is compared to a 200 kHz sawtooth waveform to produce a voltage controlled variable duty cycle output.

A higher feedback voltage increases the error amplifier output voltage. A higher error amplifier voltage (comparator "-" input) causes the comparator to detect only the peaks of the sawtooth, reducing the duty cycle of the comparator output. A lower feedback voltage increases the duty cycle.

## Output Switching

When the internal switch is on, an increasing current flows from the supply $\mathrm{V}_{\mathbb{I N}}$, through external storage inductor L 1 , to output capacitor $\mathrm{C}_{\text {OUT }}$ and the load. Energy is stored in the inductor as the current increases with time.
When the internal switch is turned off, the collapse of the magnetic field in L1 forces current to flow through fast recovery diode D 1 , charging $\mathrm{C}_{\text {OUT }}$.

## Output Capacitor

External output capacitor $\mathrm{C}_{\text {OUT }}$ provides stabilization and reduces ripple.

## Return Paths

During the on portion of the cycle, the output capacitor and load currents return to the supply ground. During the off portion of the cycle, current is being supplied to the output capacitor and load by storage inductor L1, which means that D1 is part of the high-current return path.

## Applications Information

The applications circuits that follow have been constructed and tested. Refer to Application Note 15 for additional information, including efficiency graphs and manufacturer's addresses and telephone numbers for most circuits.

For a mathematical approach to component selection and circuit design, refer to Application Note 14.


Figure 1. 6V-24V to 3.3V/3A Buck Converter Through Hole


Figure 2. 6V-36V to $3.3 \mathrm{~V} / 3 \mathrm{~A}$ Buck Converter Through Hole


Figure 4. $8 \mathrm{~V}-36 \mathrm{~V}$ to 5V/3A Buck Converter Through Hole


Figure 5. $16 \mathrm{~V}-36 \mathrm{~V}$ to $12 \mathrm{~V} / 3 \mathrm{~A}$ Buck Converter Through Hole

Figure 3. 8V-24V to 5V/3A Buck Converter Through Hole



Figure 6. Parallel Switching Regulators

Note 2 Surface Mount.

MIC3832/3833

## Current-Fed PWM Controllers

## Preliminary Information

## General Description

The MIC3832 and MIC3833 are unique PWM controllers designed for current-fed, multiple-output or push-pull, switched-mode power supply applications.
The MIC3832/3 features UVLO (undervoltage lockout) with hysteresis, soft start with a programmable time constant, cycle-by-cycle current limiting, a PWM latch to prevent multiple outputs due to noise or ringing, and front-edge blanking. Current-fed topologies eliminate core saturation problems caused by shoot through (cross conduction) of push-pull circuits and reduce stress on the switching transistors.
The MIC3832/3 has one PWM stage capable of operating up to 500 kHz and two output stages, Q and $\overline{\mathrm{Q}}$, that operate at one-half of the system frequency at a fixed $50 \%$ duty cycle.
The MIC3832 UVLO circuit permits startup when the supply is above 15.9 V and forces shutdown when the supply drops below 9.8V. The MIC3833 starts up above 8.3 V and shuts down below 7.8 V . An internal 22 V zener diode provides low power overvoltage protection.
The three output stages are totem-pole drivers capable of 1A peak current to external power MOSFETs, BJTs, or IGBTs. The Q and $\overline{\mathrm{Q}}$ outputs have an intentional 50 ns overlap (no dead time).

## Pin Configuration



DIP (N) or Wide SOIC (WM)

## Features

- 15.9 V startup, up to 21 V operation (MIC3832)
8.3 V startup, up to 21 V operation (MIC3833)
- 9.8 V undervoltage lockout (MIC3832)
7.8 V undervoltage lockout (MIC3833)
- 0.5 mA maximum startup current ( $40 \mu \mathrm{~A}$ typical)
- 17 mA typical operating current
- 50 ns maximum rise and fall times
- 30 kHz to 500 kHz RC oscillator
- Voltage or current-mode control
- Cycle-by-cycle current limit
- Soft start function
- $5 \mathrm{~V} 2 \%$ reference sources 20 mA
- Totem-pole output drive stages 1A peak output drive current
- 22 V zener clamp on supply pin
- PWM latch eliminates false outputs from noise or ringing
- Adjustable maximum duty-cycle limit
- 5 MHz bandwidth error amplifier


## Applications

- High-power, multiple-output, switched-mode power supplies and dc-to-dc Converters
- Current-fed, push-pull, switched-mode power supplies or dc-to-dc converters
- Isolated high-voltage supplies


## Ordering Information

| Part Number | Temperature Range | Package |
| :--- | :---: | :---: |
| MIC3832AJB | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16 -pin Ceramic DIP |
| MIC3832BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 -pin Plastic DIP |
| MIC3832BWM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 -pin Wide SOIC |
| MIC3833AJB* | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16 -pin Ceramic DIP |
| MIC3833BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 -pin Plastic DIP |
| MIC3833BWM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 -pin Wide SOIC |

* Order Note: AJB indicates units screened to MIL-STD 883, Method 5004, condition B, and burned-in for 1-week.


## Pin Description

| Pin Number | Pin Name | Pin Function |
| :---: | :---: | :--- |
| 1 | GND | Ground: Use as single-point ground tie point. |
| 2 | PWM | PWM Output: Variable duty-cycle totem pole output. |
| 3 | Q | Switch (Output): Totem pole output. Noninverting $50 \%$ duty cycle output <br> (180' out-of-phase with $\overline{\text { Q with no dead time). }}$ |
| 4 | V $_{\text {DD }}$ | Supply Voltage (Input): Clamped to 22V by internal zener diode. |
| 5 | EA REF | 5V Bandgap Reference (Output) |
| 6 | EA + | Inverting Error Amplifier Input |
| 7 | EA OUT | Noninverting Error Amplifier Input <br> 8 <br> 9 |
| 10 | SHC | adjust the open loop gain or frequency response. |

Absolute Maximum Ratings (Note 1)


## Operating Ratings

Storage Temperature Range ................... $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Operating Temperature Range .................. $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Reference Load Current............................................25mA
Supply Voltage ( $\mathrm{V}_{\mathrm{DD}}$ ): MIC3832 ....................... 16 V to 21 V
Supply Voltage ( $\mathrm{V}_{\mathrm{DD}}$ ): MIC3833 ...................... 7.6V to 21V
Oscillator Frequency Range ..................... 10 kHz to 500 kHz
Oscillator Timing Resistor ............................ $3 \mathrm{k} \Omega$ to $100 \mathrm{k} \Omega$
Oscillator Timing Capacitor .............................. 1 nF to 10 nF

## Electrical Characteristics (Notes 2, 3)

$T_{A}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=15 \mathrm{~V}, \mathrm{f}=52 \mathrm{kHz}$ unless otherwise specified.

| Parameter | Conditions | Min | Typical | Max | Units |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Reference Section | $\mathrm{I}_{\mathrm{O}}=1 \mathrm{~mA}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | 4.90 | 5.0 | 5.10 | V |
| Output Voltage | $\mathrm{V}_{\mathrm{CC}}=12 \mathrm{~V}$ to 20 V |  | 5 | 20 | mV |
| Input Regulation | $\mathrm{I}_{\mathrm{O}}=1 \mathrm{~mA}$ to 20 mA |  | 6 | 25 | mV |
| Output Regulation |  |  | -0.2 |  | $\mathrm{mV} /{ }^{\circ} \mathrm{C}$ |
| Temperature Stability |  |  | 50 |  | mV |
| Total Output Variation | $\mathrm{f}=10 \mathrm{~Hz}$ to $10 \mathrm{kHz}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | 50 |  | $\mu \mathrm{~V}$ |  |
| Output Noise Voltage | $\mathrm{T}_{\mathrm{A}}=125^{\circ} \mathrm{C}, 1000 \mathrm{hrs}$. | 25 | 60 | 160 | mA |
| Long Term Stability | $\mathrm{V}_{\mathrm{REF}}=0$ |  | 5.0 | mV |  |
| Output Short Circuit Current |  |  |  |  |  |

Oscillator Section

| Frequency | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{R}_{\mathrm{T}}=16 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{T}}=2.2 \mathrm{nF}$ | 47 | 52 | 57 | kHz |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Voltage Stability | $\mathrm{V}_{\mathrm{CC}}=12 \mathrm{~V}$ to 20 V |  | 0.5 |  | $\%$ |
| Amplitude $\left(\mathrm{C}_{\mathrm{t}}\right)$ |  |  | 1.7 |  | $\mathrm{~V}_{\mathrm{P}-\mathrm{P}}$ |
| Discharge Current | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | 1 | 2.3 | 5 | mA |
| Synchronization | ac coupled |  | 1.5 |  | V |

## Error Amplifier Section

| Input Offset Voltage |  | -15 | $\pm 2$ | 15 | mV |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Input Bias Current |  |  | 0.6 | 3.0 | $\mu \mathrm{~A}$ |
| Input Offset Current |  |  | 0.1 | 1.0 | $\mu \mathrm{~A}$ |
| Open Loop Gain | $1 \mathrm{~V}<\mathrm{V}_{\mathrm{O}}<4 \mathrm{~V}$ | 60 | 82 |  | dB |
| CMRR | $1.5 \mathrm{~V}<\mathrm{V}_{\mathrm{CM}}<4.5 \mathrm{~V}$ | 75 | 95 |  | dB |
| PSRR | $12 \mathrm{~V}<\mathrm{V}_{\mathrm{DD}}<20 \mathrm{~V}$ | 85 | 120 |  | dB |
| Output Sink Current | $\mathrm{V}_{\text {EA OUT }}=1 \mathrm{~V}$ | 1.0 | 2.5 |  | mA |
| Output Source Current | $\mathrm{V}_{\text {EA OUT }}=4 \mathrm{~V}$ | -0.5 | -1.3 |  | mA |
| Output High Voltage | $\mathrm{I}_{\text {EA OUT }}=-0.5 \mathrm{~mA}$ | 4.0 | 4.9 | 5.0 | V |
| Output Low Voltage | $\mathrm{I}_{\text {EA OUT }}=1 \mathrm{~mA}$ |  | 0.6 | 1.0 | V |

## Soft Start/Max Duty Cycle Section

| Bias Current |  |  | -0.05 |  | $\mu \mathrm{~A}$ |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Discharge Current |  | 1 | 3 |  | mA |
| Duty Cycle Clamp Accuracy |  | 40 | 50 | 60 | $\%$ |


| Parameter | Conditions | Min | Typical | Max | Units |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Current Limit/Shutdown Section |  |  |  |  |  |
| Bias Current |  | -0.02 |  | $\mu \mathrm{~A}$ |  |
| Current Limit Threshold |  | 0.9 | 1.0 | 1.1 | V |
| Shutdown Threshold |  | 1.125 | 1.25 | 1.375 | V |
| Delay to Output |  |  | 400 | 600 | ns |
| Front Edge Blanking Time |  |  | 140 |  | ns |

## PWM Comparator Section

| Bias Current | measured at CMR (pin 12) | -2 | -0.05 | 2 | $\mu \mathrm{~A}$ |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Duty Cycle Range | C $=2.2 \mathrm{nF}$ | 0 |  | 85 | $\%$ |
| Delay to Output |  |  | 300 | 500 | ns |

## Output Sections

| Output Low Level | $\mathrm{I}_{\text {SINK }}=20 \mathrm{~mA}$ |  | 0.1 | 0.4 |
| :--- | :--- | :---: | :---: | :---: |
|  | $\mathrm{I}_{\text {SINK }}=200 \mathrm{~mA}$ | V |  |  |
| Output High Level | $\mathrm{I}_{\text {SOURCE }}=20 \mathrm{~mA}$ | 12.5 |  |  |
|  | $\mathrm{I}_{\text {SOURCE }}=200 \mathrm{~mA}$ | 12 | 13.1 | V |
| Rise Time | $\mathrm{C}_{\mathrm{L}}=1000 \mathrm{pF}$ |  | 50 | 150 |
| Fall Time | $\mathrm{C}_{\mathrm{L}}=1000 \mathrm{pF}$ | ns |  |  |
| UVLO Saturation | $\mathrm{I}_{\text {SINK }}=1 \mathrm{~mA}$ |  | 50 | 150 |
| Q to $\bar{Q}$ Overlap | Q rising, $\overline{\mathrm{Q}}$ falling, $50 \%$ | ns |  |  |
| $\overline{\mathrm{Q} \text { to Q Overlap }}$ | $\bar{Q}$ rising, Q falling, $50 \%$ | 0.7 | 1.1 | V |

## Undervoltage Lockout Section

| Upper Threshold—Startup | MIC3832 |  | 15.9 |  |
| :--- | :--- | :--- | :---: | :---: |
|  | MIC3833 | V |  |  |
| Lower Threshold—Operating | MIC3832 | 8.3 |  | V |
| (Shutdown) | MIC3833 |  | 9.8 | V |

Total Standby Current

| Startup Current |  |  | 0.04 | 0.2 | mA |
| :--- | :--- | :--- | :--- | :--- | :---: |
| Operating Supply |  |  | 17 |  | mA |
| $\mathrm{~V}_{\mathrm{CC}}$ Zener Voltage | $\mathrm{I}_{\mathrm{CC}}=25 \mathrm{~mA}$ |  | 22 |  | V |

Note 1 Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Electrical specifications do not apply when operating the device beyond its specified Operating Ratings.
Note 2 Minimum and maximum Electrical Characteristics are $100 \%$ tested at $T_{A}=25^{\circ} \mathrm{C}$ and $\mathrm{T}_{\mathrm{A}}=85^{\circ} \mathrm{C}$, and $100 \%$ guaranteed over the entire range. Typicals are characterized at $25^{\circ} \mathrm{C}$ and represent the most likely parametric norm.
Note 3 All pins ESD protected to 2 kV . Test conditions: Supply pin grounded; all other pins floating.

## Typical Characteristics









Error Amplifier Open-Loop Frequency Response


MIC3833 Undervoltage Lockout vs. Junct. Temp.


Oscillator Discharge Current vs. Junct. Temp.


Output Voltage Drop vs. Output Source Current


Note 4: CMR (pin 12) connected to $\mathrm{C}_{\mathrm{T}}$ (pin 15).
Note 5: $\quad$ CMR (pin 12) connected to $\mathrm{C}_{\mathrm{T}}$ (pin 15). MDC voltage measured at MDC/SS (pin 11). $\mathrm{C}_{\mathrm{T}}=1 \mathrm{nF}, \mathrm{R}_{\mathrm{T}}=10 \mathrm{k} \Omega$.

## Block Diagram



## Functional Description

Refer to the block diagram and Figure 5.
The MIC3832 and MIC3833 are self-contained controllers, with a voltage reference, voltage-mode error amplifier; cur-rent-mode, maximum duty cycle, overcurrent, and shutdown comparators; and an undervoltage lockout circuit. Three control loops are provided: voltage-mode through the error amplifier, current-mode through the PWM comparator, and overcurrent through the shutdown comparator. Three totempole outputs provide up to 1A peak synchronized drive to external FETs for current-fed push-pull or bridge transformer applications.

## Undervoltage Lockout (UVLO)

Undervoltage lockout (UVLO) requires that the input voltage rise above 15.9 V (MIC3832) or 8.3 V (MIC3833) before the startup circuit is energized. Once operating, the controller will not shut down until the supply drops to 9.8 V (MIC3832) or 7.8 V (MIC3833). There is an internal 22 V zener between $\mathrm{V}_{\mathrm{DD}}$ and ground for overvoltage clamping. Zener current should be limited to less than 20 mA .

## Voltage Reference (REF)

The reference consists of a 5 V bandgap reference internally trimmed to $2 \%$ accuracy. It provides an internal reference and can be used to supply up to 25 mA to external circuits.

## Oscillator ( $\mathrm{R}_{\mathrm{T}} / \mathrm{C}_{\mathrm{T}}$ )

The oscillator stage performs two functions. First, it provides a linear sawtooth waveform which is fed to the PWM comparator in voltage-mode control. Second, it toggles the flipflop which provides the Q and Q outputs. The oscillator frequency is configured using an external timing resistor and capacitor. A nominal voltage of 3.6 V appears on the $\mathrm{R}_{\mathrm{T}}$ pin; the resulting current is then mirrored through the $\mathrm{C}_{\boldsymbol{T}}$ pin which charges the timing capacitor and generates the linear ramp.
It is important to select an appropriate capacitor. At high frequencies effective series resistance, effective series inductance, dielectric loss and dielectric absorption all affect frequency stability and accuracy. RF capacitors such as silver mica, glass, polystyrene, or COG ceramics are recommended. High K ceramics should not be used.

## Front-Edge Blanking

This feature provides a fixed delay time prior to current sensing becoming active. This prevents the overcurrent sensing function from being falsely tripped by initial system transients. Timing is set to a nominal 140 ns .

## Error Amplifier (EA)

The error amplifier is an opamp with a low impedance output that is used to sense output conditions and provide a dc output based on those conditions to the PWM comparator. The output of this stage is brought out to allow tailoring of the closed loop gain or frequency response. The open loop gain of this stage is typically 95 dB . The inputs are diode clamped to each other.

## PWM Comparator

A sawtooth waveform is compared to the output of the error amplifier. The sawtooth is generally the oscillator waveform on $\mathrm{C}_{\mathrm{T}}$ in voltage-mode control systems. In current-mode control systems, it is often the inductor current waveform. Both systems result in a square wave output which, after being NOR'ed with the MDC output (see below), is used to drive the main (PWM) output stage.

## PWM Latch and Output

The PWM latch is reset by an oscillator rising cycle, turning the PWM output on if SHDN or UVLO are inactive. The PWM comparator trips when the CMR rising ramp voltage exceeds the error amplifier output voltage, setting the PWM latch and terminating the PWM output, after a minimum time set by the front edge blanking one-shot. If the output voltage is below the setpoint, the PWM cycle is terminated at a maximum duty cycle set by the voltage on the MDC/SS pin. If the output voltage is above the setpoint, the error amplifier output is low, and the PWM cycle terminates after the minimum set by the front edge blanking one-shot. The PWM output is designed to source and sink 1A peak into $1,000 \mathrm{pF}$ loads. The output is disabled when SHDN is enabled.

## Push-Pull Outputs ( $\mathbf{Q}$ and $\overline{\mathbf{Q}}$ )

Two push-pull outputs are provided, with their leading edge synchronized to alternating PWM rising ramp initiation. The two outputs are $180^{\circ}$ out of phase, with a slight (50ns typ.) overlap. The push-pull outputs are designed to source and sink 1A peak into $1,000 \mathrm{pF}$ loads. This peak current was chosen to provide the designer with the option of using bipolar, MOSFET, or IGBT switching elements. To minimize ringing on the output waveform, the series inductance seen by the drivers should be as low as possible. This can be accomplished by keeping the distance between the MIC3832/ 3 and the switching elements as short as possible, or by using carbon composition resistors in series with the FET gates. The Q and $\overline{\mathrm{Q}}$ outputs have a small overlap with no dead time. While advantageous to current-fed topologies, other topologies may require slight modification to accommodate this overlap. The outputs are disabled when SHDN is enabled.

## Maximum Duty Cycle (MDC)

This feature, which uses the same pin as soft start (MDC/SS), provides another method of limiting duty cycle. The voltage seen by this pin determines the maximum duty cycle that can be obtained from the PWM output. As this feature can vary by as much as $15 \%$ over temperature, it is not recommended that it be used in place of a well designed feedback loop.
The voltage on MDC/SS, the inverting input of the MDC comparator, is compared to the voltage on CMR, with internal front edge blanking.
For voltage-mode operation, refer to the graph, "Typical Characteristics: Voltage-Mode Max. Duty Cycle vs. MDC Voltage." Voltage-mode operation requires the timing capacitor ramp, from $\mathrm{C}_{\mathrm{T}}$, be connected directly to CMR.

If a voltage-divided portion of the timing capacitor ramp (from $\mathrm{C}_{\mathrm{T}}$ ) is fed to CMR (to slope compensate for current-mode subharmonic oscillation, for example), the corresponding maximum duty cycle control voltage must be proportionally reduced to achieve the same duty cycle control.

## Soft Start

This feature prevents damage due to large inrush currents generated upon initial application of system power or when the device attempts to restart after an overcurrent shutdown by the current limit function. When soft start is activated, the PWM comparator output duty cycle will increase slowly, with a time constant determined by the size of the external capacitor connected to MDC/SS. (Timing is $\mathrm{R}_{\mathrm{TH}} \mathrm{C}$, where $\mathrm{R}_{\mathrm{TH}}$ is the Thevenin equivalent resistance seen by this pin.)

## Overcurrent Sensing and Shutdown

Overcurrent sensing and shutdown is accomplished via a current sense transformer or an external sense resistor connected from the switching element (power transistor) to ground. The current ramp is fed into the noninverting input of two sensing comparators (SHDN). If the sensed voltage equals or exceeds 1.0 V , the corresponding input to the logic gates is pulled low, and the PWM comparator output is overridden. This provides a current limited output. If 1.25 V is exceeded, the other comparator is also tripped activating the soft start feature.

## Application Information

## Voltage Mode

Voltage mode control has a single feedback path, comparing the oscillator voltage ramp with the output of an error amplifier which is comparing a sample of the dc output voltage to a reference. The MIC3832/3 may be operated in voltage mode by connecting $\mathrm{C}_{T}$ directly to CMR. Excessive current may be controlled indirectly by driving SHDN. Input voltage changes are sensed as output voltage changes, with delayed response. The ESR (effective series resistance) of each output capacitor adds a pole, requiring a compensating zero or lowfrequency roll-off in the error amplifier. Loop gain varies with input voltage.

## Current Mode

Current-mode control samples the inductor current waveform. It provides feedback from the output stage, limits peak switching transistor current, removes one pole (the LC filter pole) from the output, provides input voltage feedforward with good rejection of input line transients, and reduces the problem of core saturation. The CMR pin monitors the inductor current.
Current-mode control uses a current sense resistor or transformer to provide a voltage ramp which is compared the output of an error amplifier/comparator which is comparing a sample of the dc output voltage to a reference.
The MIC3832/3 may be operated in current mode by connecting the current sample to the CMR pin. Input voltage variations affect the inductor current slope, providing fast
response. Two feedback loops complicate circuit analysis. The error amplifier controls the output current, with a single pole from the output filter.
Multiple supplies may be connected in parallel without concern for current-hogging.

## Slope Compensation

At duty cycles above $50 \%$ subharmonic oscillations may occur due to the negative resistance effect of the input, for example, current decreasing as input voltage increases. Slope compensation, adding a portion of the oscillator ramp to the CMR pin, is used to remove this error. Power circuit resonances may introduce instability due to output current variations. Internal front edge blanking reduces the effect of leading edge inductive current spikes.

## Push-Pull Cross Conduction

Push-Pull power stages have a problem when both power switches are on simultaneously, creating a short-circuit path from rail to rail. In order to eliminate this cross-conduction, or shoot-through, a dead-time is usually added at each transition, allowing the energized switch to fully turn off before the opposite switch is energized. This dead time decreases efficiency as the available duty cycle time is reduced, making the input current larger than optimum for a given input voltage, with higher conduction losses.
In a push-pull (forward) converter, an output inductor operates like a buck converter to store and provide energy to the load and output capacitor during the deadtime. Both output rectifier diodes are pulled into conduction by the output inductor during the deadtime, draining the magnetic field from the output transformer. At the start of each power cycle the energized input switch sees a virtual short-circuit in the transformer, until the opposite diode is pulled out of conduction.

## Current Fed

If a constant current source is added to the feedpoint of a push-pull power stage, no deadtime is needed between power cycles, since the switches may be designed to handle the limited cross-conduction current. No output inductor is needed to store energy during the deadtime, and the related problem of simultaneously conducting output rectifiers is eliminated.

## Buck-Derived Current Fed

## Refer to Figure 5.

If a supply is designed to operate from a widely varying input voltage, such as the power line, a PWM step-down (buck) regulator may be used as the constant current input to the push-pull stage by omitting the customary output capacitor from the buck circuit. A bifilar wound pulse transformer is used to provide high-side drive to the PWM switch. A slightly overlapping drive is provided to the push-pull switches, so the output side of the buck inductor will swing toward ground during cross-conduction, limiting dissipated power.

The push-pull cycles are synchronized to run at half of the PWM frequency, so a soft or zero voltage switch transition may be obtained, reducing spikes and EMI. Feeding a sample of the PWM oscillator ramp to the current-mode comparator along with the input current sample allows slope compensation to be obtained for PWM duty cycles above $50 \%$, preventing subharmonic oscillation at low input voltages.

## Boost-Derived Current Fed

If a regulator is designed to run at higher push-pull voltage than the input line voltage, a step-up (boost) PWM regulator, with an inductor switched to ground, minus the normal output capacitor, will provide a current limited input to the push-pull stage. In this configuration all three power switches may be operated low-side, simplifying their drive circuitry. An input fuse is needed to guard against short-circuits since there is no high-side series switch.

## Construction Hints

Careful prototyping techniques are required to prevent oscillations. Traditional solderless breadboards are a source of noise, and should be avoided. Use double-sided, copperclad boards with a large area used as a single-point ground plane.
All timing and loop compensation capacitors and resistors should be star connected to GND (ground). Wire lengths along the high-current path should be kept as short as possible, with appropriate wire gauges being used. Do not socket the switching transistors as this can add to the voltage drop and power losses.

## Current-Fed Push-Pull SMPS

Figure 3 illustrates this basic topology, a standard push-pull configuration where the center tap of the primary is fed with
an inductor current instead of a voltage. This constant current reduces cross conduction and catastrophic transformer core saturation. Push-pull topologies are often used in 100W and larger power supplies as they allow more efficient use of the transformer. The entire range of the B-H curve is used in a push-pull supply, so a transformer that is one-half the size of a transformer used in a single-ended, forward-mode topology can be used. This topology can be extended to a full bridge where the two $50 \%$ duty cycle stages would be used to drive two MOSFETs each, one for each half of the bridge.


Figure 3: Current-Fed Push-Pull Topology

## Current-Fed Multiple-Output SMPS

Figure 4 illustrates this topology. The absence of output inductors improves cross-regulation and simplifies the construction of isolated or high-voltage output supplies.


Figure 4: Current-Fed Multiple-Output Topology

## 100kHz 100W Current-Fed Converter

## Refer to Figure 5.

A $5 \mathrm{~V}, 20 \mathrm{~A}$ dc-to-dc converter uses the current-fed, push-pull configuration for increased safety and reduced size and transformer core area.
The input is an unregulated 14 V to 32 Vdc supply. An MIC2951 low-dropout regulator supplies 12V to the MIC3833.
The main PWM switching element is an IRF540, with gate drive provided by transformer T1. The two $50 \%$ duty cycle outputs each drive an IRF540 directly, which in turn drive respective sides of T2's center tapped primary. The 1N6291A transzorb is used to protect the MOSFETs from spikes.
Current-mode control simplifies the stability analysis, with the $0.2 \Omega, 5 \mathrm{~W}$ resistor being used as the sensing element. As the maximum duty cycle at light loads is greater than $50 \%$, the well characterized problem of subharmonic oscillations found when using current-mode control was evident. A ramp, introduced at the sensing element, provides slope compensation. The $10 \mathrm{k} \Omega$ and $470 \mathrm{k} \Omega$ divider from the oscillator (ramp source) to the sensing element provides the proper slope. A large resistor value from $\mathrm{C}_{\mathrm{T}}$ to CMR makes buffering unnecessary.

Front-edge blanking eliminates the need for a filter network around the sensing element and decreases the possibility of turn-on transients that cause system instabilities.
Four inexpensive output capacitors in parallel reduce ESR to an acceptable level of $80 \mathrm{~m} \Omega$ without adding too much size or cost.
Error amplifier compensation uses a simple lead-lag network. With current-mode control there is no need to compensate for the LC filter pole.
Soft start is implemented to allow slow turn-on in the event of a short circuit.
All magnetics were chosen to minimize losses at 100 kHz . T2 and L1 are wound using Siemen's N87 material and T1 using Magnetics Inc.'s P-type material. T2 and L1 use Siemen's EFD core and bobbin assemblies which are designed to reduce the height/form factor of the finished supply. T1 is a bifilar-wound toroid used as a 200 kHz pulse transformer. T2 is not gapped, since a push-pull transformer has a minimum dc current component, being a forward converter.


Figure 5: 100W Current-Fed, Push-Pull DC-to-DC Converter (Efficiency ~75\%)

## Magnetics Design

T1: Magnetics Inc \# 41303 - TC, P material, Primary = 26 turns 30 gauge wire, Secondary $=26$ turns 30 gauge wire
T2: Seimen's EFD25, N87 material. Primary $=20$ turns 20 gauge wire, Secondary $=10$ turns trifilar wound 20 gauge wire. Both are center tapped.
L1: Seimen's EFD20, N87 material. 13 turns 20 gauge wire. Gap for $20 \mu \mathrm{H}$

## General Description

The MIC38C4x and MIC38HC4x are fixed frequency, high performance, current-mode PWM controllers. Micrel's BiCMOS devices are pin compatible with $384 x$ bipolar devices but feature several improvements. 'HC' versions support even faster rise and fall times than ' $C$ ' versions.
Undervoltage lockout circuitry allows the ' 42 and ' 44 versions to start up at 14.5 V and operate down to 9 V , and the ' 43 and ' 45 versions start at 8.4 V with operation down to 7.6 V . All versions operate up to 20 V .
When compared to bipolar $384 x$ devices operating from a 15 V supply, start-up current has been reduced to $50 \mu \mathrm{~A}$ typical and operating current has been reduced to 4.0 mA typical. Decreased output rise and fall times drive larger MOSFETs, and rail-to-rail output capability increases efficiency, especially at lower supply voltages. The MIC38C4x and MIC38HC4x also feature a trimmed oscillator discharge current and bandgap reference.
MIC38xC4x denotes 8 -pin plastic DIP, SOIC, and MM8 ${ }^{\text {TM }}$ packages. MIC38HC4x-1 denotes 14 -pin plastic DIP and SOIC packages. 8-pin devices feature small size, while 14pin devices separate the analog and power connections for improved performance and power dissipation.

## Features

- Fast output rise/fall times:

40ns rise/30ns fall for the MIC38C42
20ns rise/15ns fall for the MIC38HC42

- $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ temperature range meets UC284x specifications
- High-performance, low-power BiCMOS Process
- Ultralow start-up current ( $50 \mu \mathrm{~A}$ typical)
- Low operating current (4mA typical)
- High output drive (1A peak current, HC version)
- CMOS outputs with rail-to-rail swing
- Current-mode operation $\geq 500 \mathrm{kHz}$
- Trimmed 5V bandgap reference
- Pin-for-pin compatible with UC3842/3843/3844/3845(A)
- Trimmed oscillator discharge current
- UVLO with hysteresis
- Low cross-conduction currents


## Applications

- Current-mode, off-line, switched-mode power supplies
- Current-mode, dc-to-dc converters.
- Step-down "buck" regulators
- Step-up "boost" regulators
- Flyback, isolated regulators
- Forward converters
- Synchronous FET converters


## Functional Diagram


( ) pins are on MIC38C/HC4x-1 (14-lead) versions only

* MIC38C/HC4x (8-lead) versions only
† MIC38C/HC42, MIC38C/HC43 ( $96 \%$ max. duty cycle) versions only
$\ddagger$ MIC38C/HC44, MIC38C/HC45 (50\% max. duty cycle) versions only


## Ordering Information

| Part Number | Temperature Range | Package |
| :--- | :---: | :---: |
| MIC38C42BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-pin Plastic DIP |
| MIC38C43BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-pin Plastic DIP |
| MIC38C44BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-pin Plastic DIP |
| MIC38C45BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-pin Plastic DIP |
| MIC38C42-1BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14-pin Plastic DIP |
| MIC38C43-1BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14-pin Plastic DIP |
| MIC38C44-1BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14-pin Plastic DIP |
| MIC38C45-1BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14-pin Plastic DIP |
| MIC38C42BM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-pin SOIC |
| MIC38C43BM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-pin SOIC |
| MIC38C44BM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-pin SOIC |
| MIC38C45BM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-pin SOIC |
| MIC38C42BMM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-pin MM8 ${ }^{\text {TM }}$ |
| MIC38C43BMM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-pin MM8 ${ }^{\text {TM }}$ |
| MIC38C44BMM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-pin MM8 ${ }^{\text {TM }}$ |
| MIC38C45BMM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-pin MM8 ${ }^{\text {TM }}$ |
| MIC38C42-1BM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14-pin SOIC |
| MIC38C43-1BM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14-pin SOIC |
| MIC38C44-1BM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14-pin SOIC |
| MIC38C45-1BM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14-pin SOIC |


| Part Number | Temperature Range | Package |
| :--- | :---: | :---: |
| MIC38HC42BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-pin Plastic DIP |
| MIC38HC43BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-pin Plastic DIP |
| MIC38HC44BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-pin Plastic DIP |
| MIC38HC45BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-pin Plastic DIP |
| MIC38HC42-1BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14-pin Plastic DIP |
| MIC38HC43-1BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14-pin Plastic DIP |
| MIC38HC44-1BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14-pin Plastic DIP |
| MIC38HC45-1BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14-pin Plastic DIP |
| MIC38HC42BM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-pin SOIC |
| MIC38HC43BM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-pin SOIC |
| MIC38HC44BM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-pin SOIC |
| MIC38HC45BM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-pin SOIC |
| MIC38HC42-1BM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14-pin SOIC |
| MIC38HC43-1BM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14-pin SOIC |
| MIC38HC44-1BM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14-pin SOIC |
| MIC38HC45-1BM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14-pin SOIC |

## Selection Guide

|  | UVLO Thresholds |  |
| :--- | :---: | :---: |
| Duty Cycle | Startup 8.4V <br> Minimum Operating 7.6V | Startup 14.5V <br> Minimum Operating 9V |
| $0 \%$ to $96 \%$ | MIC38C43/HC43 | MIC38C42/HC42 |
| $0 \%$ to $50 \%$ | MIC38C45/HC45 | MIC38C44/HC44 |

## Pin Configuration



Pin Description

| Pin Number N, M, MM | Pin Number $-1 \mathrm{BN},-1 \mathrm{BM}$ | Pin Name | Pin Function |
| :---: | :---: | :---: | :---: |
| 1 | 1 | COMP | Compensation: Connect external compensation network to modify the error amplifier output. |
|  | 2 | NC | Not internally connected. |
| 2 | 3 | FB | Feedback (Input): Error amplifier input. Feedback is 2.5 V at desired output voltage. |
|  | 4 | NC | Not internally connected. |
| 3 | 5 | ISNS | Current Sense (Input): Current sense comparator input. Connect to current sensing resistor or current transformer. |
|  | 6 | NC | Not internally connected. |
| 4 | 7 | RT/CT | Timing Resistor/Timing Capacitor: Connect external RC network to select switching frequency. |
| 5 |  | GND | Ground: Combined analog and power ground. |
|  | 8 | PGND | Power Ground: N-channel driver transistor ground. |
|  | 9 | AGND | Analog Ground: Controller circuitry ground. |
| 6 | 10 | OUT | Power Output: Totem-pole output. |
|  | 11 | VD | Power Supply (Input): P-channel driver transistor supply input. Return to power ground (PGND). |
| 7 | 12 | VDD | Analog Supply (Input): Controller circuitry supply input. Return to analog ground (AGND). |
|  | 13 | NC | Not internally connected. |
| 8 | 14 | VREF | 5V Reference (Output): Connect external RC network. |

## Absolute Maximum Ratings

Zener Current (VD) ..... 30 mOperation at $\geq 18 \mathrm{~V}$ may requirespecial precautions (see Applications Information).Supply Voltage (VD)20V
Switch Supply Voltage ( $\mathrm{V}_{\mathrm{D}}$ ) ..... 20 V
Current Sense Voltage ( $\mathrm{V}_{\text {ISNS }}$ ) ..... -0.3 V to 5.5 V
Feedback Voltage ( $\mathrm{V}_{\mathrm{FB}}$ ) ..... -0.3 V to 5.5 V
Output Current, 38C42/3/4/5 (I $\mathrm{I}_{\text {OUT }}$ ) ..... 0.5A
Output Current, 38HC42/3/4/5 (I $\mathrm{I}_{\text {OUT }}$ ) ..... 1A

Operating Junction Temperature ( $\mathrm{T}_{\mathrm{J}}$ ) ....................... $150^{\circ} \mathrm{C}$
Package Thermal Resistance
8-Pin Plastic DIP $\left(\theta_{\text {JA }}\right)$...................................... $125^{\circ} \mathrm{C} / \mathrm{W}$
8 -Pin MM8 ${ }^{\text {TM }}\left(\theta_{\text {JA }}\right)$............................................ $250^{\circ} \mathrm{C} / \mathrm{W}$
8 -Pin SOIC $\left(\theta_{\text {JA }}\right)$.............................................. $170^{\circ} \mathrm{C} / \mathrm{W}$
14-Pin Plastic DIP $\left(\theta_{\mathrm{JA}}\right)$...................................... $90^{\circ} \mathrm{C} / \mathrm{W}$
14-Pin SOIC $\left(\theta_{\text {JA }}\right)$............................................. $145^{\circ} \mathrm{C} / \mathrm{W}$
Storage Temperature $\left(\mathrm{T}_{\mathrm{A}}\right)$....................... $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$

## Electrical Characteristics

$\mathrm{V}_{\mathrm{DD}}=15 \mathrm{~V}$, Note $4 ; \mathrm{R}_{\mathrm{T}}=10 \mathrm{k} \Omega ; \mathrm{C}_{\mathrm{T}}=3.3 \mathrm{nF} ;-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 85^{\circ} \mathrm{C}$; unless noted

| Parameter | Test Conditions | Min | Typ | Max | Units |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Reference Section | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{I}_{\mathrm{O}}=1 \mathrm{~mA}$ | 4.90 | 5.00 | 5.10 | V |
| Output Voltage | $12 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 18 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=5 \mu \mathrm{~A}$, Note 6 |  | 2 | 20 | mV |
| Line Regulation | $1 \leq \mathrm{I}_{\mathrm{O}} \leq 20 \mathrm{~mA}$ |  | 1 | 25 | mV |
| Load Regulation | Note 1 |  | 0.2 |  | $\mathrm{mV} /{ }^{\circ} \mathrm{C}$ |
| Temp. Stability | Line, Load, Temp., Note 1 | 4.82 |  | 5.18 | V |
| Total Output Variation | $10 \mathrm{~Hz} \leq \mathrm{f} \leq 10 \mathrm{kHz}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, Note 1 |  | 50 |  | $\mu \mathrm{~V}$ |
| Output Noise Voltage | $\mathrm{T}_{\mathrm{A}}=125^{\circ} \mathrm{C}, 1000$ hrs., Note 1 |  | 5 | 25 | mV |
| Long Term Stability |  | -30 | -80 | -180 | mA |
| Output Short Circuit |  |  |  |  |  |

## Oscillator Section

| Initial Accuracy | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, Note 5 | 49 | 52 | 55 | kHz |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Voltage Stability | $12 \leq \mathrm{V}_{\mathrm{DD}} \leq 18 \mathrm{~V}$, Note 6 |  | 0.2 | 1.0 | $\%$ |
| Temp. Stability | $\mathrm{T}_{\mathrm{MIN}} \leq \mathrm{T}_{\mathrm{A}} \leq \mathrm{T}_{\mathrm{MAX}}$, Note 1 |  | 0.04 |  | $\% /{ }^{\circ} \mathrm{C}$ |
| Clock Ramp | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{RT} / \mathrm{CT}}=2 \mathrm{~V}$ | 7.7 | 8.4 | 9.0 | mA |
| Reset Current | $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ | 7.2 | 8.4 | 9.5 | mA |
| Amplitude | $\mathrm{V}_{\mathrm{RT} / \mathrm{CT}}$ peak to peak |  | 1.9 |  | $\mathrm{Vp}-\mathrm{p}$ |

## Error Amp Section

| Input Voltage | $\mathrm{V}_{\mathrm{COMP}}=2.5 \mathrm{~V}$ | 2.42 | 2.50 | 2.58 | V |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Input Bias Current | $\mathrm{V}_{\mathrm{FB}}=5.0 \mathrm{~V}$ |  | -0.1 | -2 | $\mu \mathrm{~A}$ |
| $\mathrm{~A}_{\mathrm{VOL}}$ | $2 \leq \mathrm{V}_{\mathrm{O}} \leq 4 \mathrm{~V}$ | 65 | 90 |  | dB |
| Unity Gain Bandwidth | Note 1 | 0.7 | 1.0 |  | MHz |
| PSRR | $12 \leq \mathrm{V}_{\mathrm{DD}} \leq 18 \mathrm{~V}$ | 60 |  |  | dB |
| Output Sink Current | $\mathrm{V}_{\mathrm{FB}}=2.7 \mathrm{~V}, \mathrm{~V}_{\mathrm{COMP}}=1.1 \mathrm{~V}$ | 2 | 14 |  | mA |
| Output Source Current | $\mathrm{V}_{\mathrm{FB}}=2.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{COMP}}=5 \mathrm{~V}$ | -0.5 | -1 |  | mA |
| $\mathrm{~V}_{\mathrm{OUT}}$ High | $\mathrm{V}_{\mathrm{FB}}=2.3 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=15 \mathrm{k}$ to ground | 5 | 6.8 |  | V |
| $\mathrm{~V}_{\mathrm{OUT}}$ Low | $\mathrm{V}_{\mathrm{FB}}=2.7 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=15 \mathrm{k}$ to $\mathrm{V}_{\mathrm{REF}}$ |  | 0.1 | 1.1 | V |


| Parameter | Test Conditions | Min | Typ | Max | Units |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| Current Sense | Notes 2, 3 | 2.85 | 3.0 | 3.15 | $\mathrm{~V} / \mathrm{V}$ |
| Gain | $\mathrm{V}_{\mathrm{COMP}}=5 \mathrm{~V}$, Note 2 | 0.9 | 1 | 1.1 | V |
| MaximumThreshold | $12 \leq \mathrm{V}_{\mathrm{DD}} \leq 18 \mathrm{~V}$, Note 2 |  | 70 |  | dB |
| PSRR |  |  | -0.1 | -2 | $\mu \mathrm{~A}$ |
| Input Bias Current |  |  | 120 | 250 | ns |
| Delay to Output |  |  |  |  |  |

Output

| $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ 'C' High | $\mathrm{I}_{\text {SOURCE }}=200 \mathrm{~mA}$ |  | 20 |  |
| :--- | :--- | :--- | :--- | :--- |
| $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ 'C' Low | $\mathrm{I}_{\mathrm{SINK}}=200 \mathrm{~mA}$ | $\Omega$ |  |  |
| $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ 'HC' High | $\mathrm{I}_{\text {SOURCE }}=200 \mathrm{~mA}$ |  | 10 |  |
| $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ 'HC' Low | $\mathrm{I}_{\mathrm{SINK}}=200 \mathrm{~mA}$ | $\Omega$ |  |  |
| Rise Time: 'C' version | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{L}}=1 \mathrm{nF}$ | 5.5 | $\Omega$ |  |
| Fall Time: 'C' version | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{L}}=1 \mathrm{nF}$ |  | 40 | 80 |
| Rise Time: 'HC' version | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{L}}=1 \mathrm{nF}$ | ns |  |  |
| Fall Time: 'HC' version | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{L}}=1 \mathrm{nF}$ |  | 30 | 60 |

## Undervoltage Lockout

| Start Threshold | MIC38C42/4, MIC38HC42/4 | 13.5 | 14.5 | 15.5 | V |
| :--- | :--- | :---: | :---: | :---: | :---: |
|  | MIC38C43/5, MIC38HC43/5 | 7.8 | 8.4 | 9.0 | V |
| Minimum Operating Voltage | MIC38C42/4, MIC38HC42/4 | 8 | 9 | 10 | V |
|  | MIC38C43/5, MIC38HC43/5 | 7.0 | 7.6 | 8.2 | V |

## Pulse Width Modulator

| Maximum Duty Cycle | MIC38C42/3, MIC38HC42/3 | 94 | 96 |  |
| :--- | :--- | :---: | :---: | :---: |
|  | MIC38C44/5, MIC38HC44/5 | 46 | 50 |  |
| Minimum Duty Cycle |  |  |  | 0 |

Total Standby Current

| Start-Up Current | $\mathrm{V}_{\mathrm{DD}}=13 \mathrm{~V}$ for 38C42/44,38HC42/44 <br> $\mathrm{V}_{\mathrm{DD}}=7.5 \mathrm{~V}$ for $38 \mathrm{C} 43 / 45,38 \mathrm{HC} 43 / 45$ | 50 | 200 | $\mu \mathrm{~A}$ |
| :--- | :--- | :--- | :---: | :---: |
| Operating Supply Current | $\mathrm{V}_{\mathrm{FB}}=\mathrm{V}_{\text {ISNS }}=0 \mathrm{~V}$ |  | 4.0 | 6.0 |
| Zener Voltage $\left(\mathrm{V}_{\mathrm{DD}}\right)$ | $\mathrm{I}_{\mathrm{DD}}=25 \mathrm{~mA}$, Note 6 | mA |  |  |

Note 1: These parameters, although guaranteed, are not $100 \%$ tested in production.
Note 2: Parameter measured at trip point of latch with $\mathrm{V}_{\mathrm{EA}}=0$.
Note 3: Gain defined as:
$\mathrm{A}=\frac{\Delta \mathrm{V}_{\mathrm{PIN} 1}}{\mathrm{~V}_{\mathrm{TH}}\left(\mathrm{I}_{\mathrm{SNS}}\right)} ; 0 \leq \mathrm{V}_{\mathrm{TH}}\left(\mathrm{I}_{\mathrm{SNS}}\right) \leq 0.8 \mathrm{~V}$
Note 4: Adjust $V_{D D}$ above the start threshold before setting at 15 V .
Note 5: Output frequency equals oscillator frequency for the MIC38C42 and MIC38C43. Output frequency for the MIC38C44, and MIC38C45 equals one half the oscillator frequency.
Note 6: On 8 -pin version, 20 V is maximum input on pin 7 , as this is also the supply pin for the output stage. On 14-pin version, 40 V is maximum for pin 12 and 20V maximum for pin 11.

## Typical Characteristics





Short-Circuit Reference


Oscillator Discharge Current vs. Temperature



## Application Information

Familiarity with 384 x converter designs is assumed.
The MIC38C4x and MIC38HC4x have been designed to be compatible with $384 x A$ series controllers. Micrel's ' $C$ ' and ' HC ' controllers are intended for existing and new designs.

## MIC38C4x and MIC38HC4x Advantages

## Start-up Current

Start-up current has been reduced to an ultra-low $50 \mu \mathrm{~A}$ (typical) permitting higher-valued, lower-wattage, start-up resistors (powers controller during power supply start-up). The reduced resistor wattage reduces cost and printed circuit space.

## Operating Current

Operating current has been reduced to 4mA compared to 11 mA for a typical bipolar controller. The controller runs cooler and the $\mathrm{V}_{\mathrm{DD}}$ hold-up capacitance required during start-up may be reduced.

## Output Driver

Complementary internal P- and N-channel MOSFETs produce rail-to-rail output voltages for better performance driving external power MOSFETs. The driver transistor's low onresistance and high peak current capability can drive gate capacitances of greater than 1000 pF . The value of output capacitance which can be driven is determined only by the rise/fall time requirements. Within the restrictions of output capacity and controller power dissipation, switching frequencies can approach 1 MHz .

## Design Precautions

When operating near 20V, circuit transients can easily exceed the 20 V absolute maximum rating, permanently damaging the controller's CMOS construction. To reduce tran-
sients, use a $0.1 \mu \mathrm{~F}$ low-ESR capacitor to next to the controller's supply $\mathrm{V}_{\mathrm{DD}}$ (or $\mathrm{V}_{\mathrm{D}}$ for ' -1 ' versions) and ground connections. Film type capacitors, such as Wima MKS2, are recommended.

When designing high-frequency converters, avoid capacitive and inductive coupling of the switching waveform into highimpedance circuitry such as the error amplifier, oscillator, and current sense amplifier. Avoid long printed-circuit traces and component leads. Locate oscillator and compensation circuitry near the IC. Use high frequency decoupling capacitors on $\mathrm{V}_{\text {REF }}$, and if necessary, on $\mathrm{V}_{\mathrm{DD}}$. Return high di/dt currents directly to their source and use large area ground planes.

## Buck Converter

Refer to figure 1. When at least 26 V is applied to the input, C 5 is charged through $R 2$ until the voltage $\mathrm{V}_{\mathrm{DD}}$ is greater than 14.5 V (the undervoltage lockout value of the MIC38C42). Output switching begins when Q1 is turned on by the gate drive transformer T1, charging the output filter capacitor C 3 through L1. D5 supplies a regulated +12 V to $\mathrm{V}_{\mathrm{DD}}$ once the circuit is running.
Current sense transformer CT1 provides current feedback to ISNS for current-mode operation and cycle-by-cycle current limiting. This is more efficient than a high-power sense resistor and provides the required ground-referenced level shift.
When Q1 turns off, current flow continues from ground through D1 and L1 until Q1 is turned on again.
The 100V Schottky diode D1 reduces the forward voltage drop in the main current path, resulting in higher efficiency than could be accomplished using an ultra-fast-recovery diode. R1 and C2 suppress parasitic oscillations from D1. Using a high-value inductance for L1 and a low-ESR capaci-


Figure 1. 500kHz, 25W, Buck Converter
tor for C3 permits small capacitance with minimum output ripple. This inductance value also improves circuit efficiency by reducing the flux swing in L1.

| Test | Conditions | Results |
| :--- | :--- | :---: |
| Line Regulation | $\mathrm{V}_{\mathrm{IN}}=26 \mathrm{~V}$ to $80 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=2 \mathrm{~A}$ | $0.5 \%$ |
| Load Regulation | $\mathrm{V}_{\mathrm{I}}=48 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=0.2 \mathrm{~A}$ to 2 A | $0.6 \%$ |
| Efficiency | $\mathrm{V}_{\mathrm{IN}=48 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=2 \mathrm{~A}}^{90 \%}$ |  |
| Output Ripple | $\mathrm{V}_{\mathrm{IN}}=48 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=2 \mathrm{~A}(20 \mathrm{MHz} \mathrm{BW})$ | 100 mV |

Magnetic components are carefully chosen for minimal loss at 500 kHz . CT1 and T1 are wound on Magnetics, Inc. P-type material toroids. L1 is wound on a Siemens N49 EFD core.

| Symbol | Custom Coil $^{1}$ | ETS $^{2}$ |
| :--- | :--- | :--- |
| CT1 | 4923 | ETS 92420 |
| T1 | 4924 | ETS 92419 |
| L1 | 4925 | ETS 92421 |

1. Custom Coils, Alcester, SD tel: (605) 934-2460
2. Energy Transformation Systems, Inc. tel: (415) 324-4949.

## Synchronous Buck Converter

Refer to figure 2. This MIC38C43 synchronous buck converter uses an MIC5022 half-bridge driver to alternately drive the PWM switch MOSFET (driven by GATEH, or high-side output) and a MOSFET which functions as a synchronous rectifier (driven by the GATEL, or low-side output).
The low-side MOSFET turns on when the high-side MOSFET is off, allowing current to return from ground. Current flows through the low-side MOSFET in the source to drain direction.

The on-state voltage drop of the low-side MOSFET is lower than the forward voltage drop of an equivalent Schottky rectifier. This lower voltage drop results in higher efficiency. A sense resistor ( $5 \mathrm{~m} \Omega$ ) is connected to the driver's high-side current sense inputs to provide overcurrent protection. Refer to the MIC5020, MIC5021, and MIC5022 data sheets for more information.


Figure 2. 100kHz, Synchronous Buck Converter

# (1) Design 

## Design Solution 1

## olutions

## 200kHz Switching Regulator Reduces Board Space

## by Brian Huffman

The Micrel MIC4574, MIC4575 and MIC4576 are enhanced versions of the popular LM257x family of 52 kHz , step-down (buck), switching regulators. They feature a 200 kHz switching frequency that reduces the inductor size by a factor of four, freeing up precious board space, and allows conversion from 12 V to $5 \mathrm{~V} / 1 \mathrm{~A}$ in under one square inch of board space.
The MIC457x series operates from input voltages ranging from 4 V to 24 V and a maximum output current of 3 A (MIC4576), making the parts ideal for distributed power applications.

Just like their predecessors, these devices are easy to use requiring only four external components to build a complete power supply. The MIC457x series integrates all the control and protection circuitry as well as the power transistor, frequency compensation, and a fixed-frequency oscillator.

A 52 kHz design can be upgraded easily by replacing the inductor with one that is one-fourth its value (maintaining dc current rating). No additional changes are required. Application Note 15 provides design solutions for 45 common power supply designs, greatly simplifying the design of switch-mode power supplies.
The 200 kHz switching frequency allows for a complete sur-

## MIC4574 / MIC4575 / MIC4576 Summary

- 4 V to 24 V input
- $3.3 \mathrm{~V}, 5 \mathrm{~V}$, or adjustable output


## Features

- 80\% efficiency
- $200 \mu \mathrm{~A}$ shutdown
- 200kHz PWM control
- Only 4 external components
- Internal frequency compensation
- $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ ambient operating range
- Application Note 15 for sample designs
- MIC4575 evaluation board available


## Applications

- On-card switching regulators
- Positive-to-negative converters
- Low-noise switching regulators
- Split $\pm 5 \mathrm{~V}$ or $\pm 12 \mathrm{~V}$ supplies
face-mount solution without the associated EMI problems that can plague higher switching-frequency designs. Note that radiated emissions increase with the square of the switching frequency. Therefore, a 1 MHz switching regulator can generate 25 times more EMI, making it more difficult to meet FCC or European radiated emissions requirements.
Many digital systems require the supply be powered up in a predetermined sequence to avoid either latching the main supply or preventing the microprocessor from coming up in an undefined state. A logic-level signal shuts off the regulator when a "high" is applied to the shutdown input. To disable the shutdown feature, the shutdown pin (SHDN) must be connected to the ground pin (GND), as in Figure 1. In shutdown, the MIC4575 draws less than $200 \mu \mathrm{~A}$ of quiescent current.
Many analog systems require a negative supply voltage for powering op-amps. This split-supply requirement can be fulfilled easily by using the standard buck circuit of Figure 1 for the positive supply and the positive-to-negative converter of Figure 2 or Figure 3 for the negative supply.
Although a multiple output flyback topology could be used to produce the split-supply voltages, this would require a linear regulator on the output of the unregulated winding to meet the


Figure 1. MIC4575 Buck Converter ( $8 \mathrm{~V}-\mathbf{2 4 V}$ to $5 \mathrm{~V} / 1 \mathrm{~A}$ )
output regulation performance of the positive-to-negative converter. Also, the flyback converter uses a transformer that is not an off-the-shelf component. It must be customized for the particular application, which could add weeks to the design process. Inductors are preferred in many converter designs because they are economical and more readily available.
Figure 2 shows a design that eliminates a level-shifting op amp by connecting the MIC4575 ground pin (GND) to the negative output voltage and the feedback pin (FB) to ground. The only drawback to this scheme is that the shutdown signal is now referred to the -5 V output instead of to ground, requiring a level-shifting transistor to implement this function. If stability analysis of a positive-to-negative converter is not considered during the design process, there almost certainly will be loop stability problems in which the output voltage will oscillate. Oscillation problems are characterized by a
nonrepetitive duty cycle and a pseudo-sinewave between 100 Hz to 1 kHz superimposed on the output voltage. This instability is caused by a RHP (right-half-plane) zero in the transfer function, which makes frequency compensation very difficult.
A discontinuous design, as in Figure 2, eliminates the RHP zero because an RHP zero occurs only in continuous mode. This produces the simplest circuit, although output current is one-half and peak current is about double when compared to a equivalent continuous design.
For a continuous design, as in Figure 3, an RC network must be used to provide enough phase lead to give adequate frequency compensation. This circuit is a little more complex, but produces higher output currents.
For literature on our switching regulators, call (408) 944-0800. For application help call (408) 944-0800. ext. 336.


Figure 2. MIC4575 Discontinuous Design ( $8 \mathrm{~V}-18 \mathrm{~V}$ to $-5 \mathrm{~V} / 0.2 \mathrm{~A}$ )


Figure 3. MIC4575 Continuous Design ( 5 V to $-5 \mathrm{~V} / 0.3 \mathrm{~A}$ )


## Application Note 13

## 52kHz LM2574/5/6 Family Design Guide

by Kevin Lynn

## Introduction

Micrel's LM257x family of BiCMOS simple buck voltage regulators feature faster rise/fall time, faster response to fault conditions, and improved efficiency at light loads.

## Description

The LM257x switching regulator is basically a PWM (pulse width modulation) controller IC with a fixed gain error amplifier, a 52 kHz oscillator, and internal compensation network. The non-inverting side of the error amplifier is tied to a 1.23 V bandgap reference.


Figure 1. Block Diagram (Fixed Version)

## Buck Regulator Design Procedure

Select the LM2574 (0.5A), LM2575 (1A), or LM2576 (3A) based on the required output current. If higher current rated regulators are chosen for low current applications, make sure the current limit range is appropriate for that application.

## Output Voltage

For fixed output voltages, $3.3 \mathrm{~V}, 5.0 \mathrm{~V}, 12 \mathrm{~V}$, or 15 V versions are available.
The output voltage of the adjustable regulators is configured using an external resistive divider.

$$
\mathrm{V}_{\text {OUT }}=1.23 \mathrm{~V}\left(1+\frac{\mathrm{R} 2}{\mathrm{R} 1}\right)
$$

For best performance, R1 should be between 1k and 10k. Inductor Selection Criteria
The following criteria is used for inductor selection:
Mode of operation (continuous or discontinuous).
Peak inductor current
Volt-seconds (V•s) applied to the inductor

## Definitions

Critical Inductance Condition The critical inductance condition is when the current through the inductor decays to zero just prior to the next "on" time of the regulator switch. This occurs at the boundary between continuous and discontinuous operation.
Discontinuous Operation Discontinuous operation occurs when, for any condition of input voltage or output current, the inductor current decays to zero before the next "on" time of the regulator switch.
Continuous Operation Continuous operation occurs when, for any condition of input voltage or output current, the inductor current does not decay to zero before the next "on" time of the regulator switch.

## Continuous Conduction Operation

Critical Inductance
Compute the value of critical inductance required for the application at the worst case combination of input voltage and output load current. This will be the minimum value of inductance that will guarantee continuous conduction operation over all input voltage and output load conditions.
At the critical inductance condition, the peak inductor current is twice the average current. The average current is the current delivered to the load. The peak current at the critical inductance condition is:

$$
\begin{equation*}
I_{\text {PEAK }}=\frac{D\left(V_{I N}-V_{\text {OUT }}\right)}{L f_{S}} \tag{1}
\end{equation*}
$$

Where:

$$
\begin{aligned}
& \mathrm{D} \text { = duty cycle } \\
& \quad \mathrm{D}=\text { switch on time/switch cycle time, } \mathrm{T}_{\mathrm{ON}} / \tau \\
& \quad \tau=\text { switch cycle time, } 1 / \mathrm{f}_{\mathrm{S}},(\mathrm{~s}) \\
& \mathrm{V}_{\text {IN }}=\text { input (supply) voltage }(\mathrm{V}) \\
& \mathrm{V}_{\text {OUT }}=\text { regulator output voltage }(\mathrm{V}) \\
& \mathrm{L}=\text { inductance of filter inductor }(\mathrm{H}) \\
& \mathrm{f}_{\mathrm{S}}=\text { switching frequency }(\mathrm{Hz})
\end{aligned}
$$

The input power will be assumed to be equal to the output power.
(2) $E_{F F} V_{I N} I L D=\frac{V_{O U T}{ }^{2}}{R_{\text {LOAD }}}$

Where:
$\mathrm{E}_{\mathrm{FF}}=$ estimated efficiency reasonable initial estimate $80 \%$ (0.8)
$\mathrm{R}_{\text {LOAD }}=$ load resistance $(\Omega)$
and,


## Duty Cycle

Compute the duty cycle required at the maximum required input voltage and minimum load current. If your cannot guarantee a minimum load current, an additional resistive load may be required at the regulator output.

$$
\mathrm{D}_{\mathrm{MIN}}=\frac{\mathrm{V}_{\text {OUT }}}{\mathrm{V}_{\mathrm{IN}(\max )}}
$$

Use this value of $D_{\text {MIN }}$ and the minimum value of $R_{\text {LOAD }}$ in equation (3) to determine the value of critical inductance. This is the minimum value of inductance required. Changing the minimum load and/or the maximum input voltage requirement changes the minimum required critical inductance.
The value of inductance can be chosen to allow the regulator to operate in discontinuous mode under certain conditions. Discontinuous mode typically occurs at maximum input and minium load current. In many cases this may not present a problem, however, it should be verified that operation in discontinuous mode still allows the circuit to satisfy the load regulation requirement.

## Maximum V.s

Compute the maximum volt-microseconds applied to the inductor:

$$
\mathrm{V} \cdot \mathrm{~s}=\left(\mathrm{V}_{\mathrm{IN}}-\mathrm{V}_{\mathrm{OUT}}\right) \frac{\mathrm{V}_{\mathrm{OUT}}}{\mathrm{~V}_{\operatorname{IN}(\max )}} \tau
$$

## Inductor Peak Current

Compute the peak current through the inductor. This is the sum of the maximum load current and peak ripple current though the inductor.

$$
\mathrm{I}_{\text {PEAK }}=\frac{1}{2}\left(\frac{\mathrm{~V}_{\mathrm{IN}(\max )}-\mathrm{V}_{\mathrm{OUT}}}{\mathrm{~L}}\right) \tau \frac{\mathrm{V}_{\mathrm{OUT}}}{\mathrm{~V}_{\mathrm{IN}(\max )}}+\frac{\mathrm{V}_{\mathrm{OUT}}}{\mathrm{R}_{\mathrm{LOAD}}}
$$

## Inductor Selection

Refer to the "Inductor Selection and Cross Reference" table to select the appropriate inductor for your application. The selection should satisfy the following:

> Inductance > Calculated Critical Inductance

Volt-second Capability > Calculated $\mathrm{V} \cdot \mu \mathrm{s}$
(if applicable)
$I_{\text {DC }}>$ Calculated $I_{\text {PEAK }}$ Current $\times 0.85$

## Output Capacitor Selection

For stable operation, the output capacitor must satisfy the following:

$$
\mathrm{C}_{\text {OUT }} \geq 13300\left(\frac{\mathrm{~V}_{\mathrm{IN}(\max )}}{\mathrm{V}_{\text {OUT }} \mathrm{L}}\right)
$$

Where:

$$
\begin{aligned}
& \mathrm{C}_{\text {OUT }}=\text { output capacitance }(\mu \mathrm{F}) \\
& \mathrm{L}=\text { inductance }(\mu \mathrm{H})
\end{aligned}
$$

This guarantees that the dominant pole pair of the LC filter does not occur at a frequency that is too high for the regulator's internal loop compensation circuitry. This computation may result in a capacitor value that is too small to provide adequate peak-to-peak output ripple reduction.
Peak-to-peak ripple voltage is a function of the capacitor value and type. A low ESR/ESL (equivalent series resistance/equivalent series inductance) capacitor should be used for lower ripple voltage. (Standard capacitors may be paralleled to reduce the effective ESR/ESL value.) Low ESR electrolytic capacitors are available from Panasonic, Nichicon, and United Chemicon.
Maximum peak-to-peak ripple voltage (assuming no ESR or ESL in the filter capacitor) can be estimated as follows:

$$
\mathrm{V}_{\mathrm{P}-\mathrm{P}}=\frac{1}{\mathrm{C}} \frac{\left(\mathrm{~V}_{\mathrm{IN}(\max )}-\mathrm{V}_{\mathrm{OUT}}\right)}{\mathrm{L}} \frac{1}{2} \frac{\mathrm{~V}_{\mathrm{OUT}}{ }^{2}}{\mathrm{~V}_{\mathrm{IN}^{2}}{ }^{2}} \tau^{2}
$$

## Input Capacitor Selection

The input bypass capacitor must be at least $47 \mu \mathrm{~F}$ to maintain stability. Low ESR capacitors are recommended. If the operating temperature range is below $-25^{\circ} \mathrm{C}$, the value of this capacitor should be increased. Adding a ceramic or solid tantalum capacitor near the input pin will also increase regulator stability at low temperatures. The capacitor's ripple current rating should be more than the ripple component of the inductor current:

$$
\mathrm{I}_{\mathrm{RIPPLE}}=\frac{\tau}{2}\left(\frac{\mathrm{~V}_{\mathrm{IN}(\max )}-\mathrm{V}_{\mathrm{OUT}}}{\mathrm{~L}}\right)
$$

## Catch Diode Selection

Although either a Schottky or a fast recovery diode can be used, a Schottky diode will provide the best performance because its lower voltage drop and faster switching speed will result in higher efficiency. Fast recovery diodes with abrupt turn-off characteristics may cause EMI problems and/or instabilities.
The reverse voltage rating of the catch diode should be at least $1.25 \times$ the maximum input voltage.
Standard 1N400x series diodes should not be used. The reverse recovery time of this type of diode is excessive which will cause additional noise and heat dissipation in the diode and the regulator's internal power switch.

## Typical Applications

## Fixed 3.3V Buck Regulator

Figure 2 shows a 3.3 V buck regulator using inexpensive standard components.
The high efficiency ( $\sim 80 \%$ ) and low form factor afforded by the use of a new TO-263 surface mount package makes this ideal for battery operated designs.
If lower ripple voltage is desired, the standard $220 \mu \mathrm{~F}$ capacitor can be replaced with a standard $330 \mu \mathrm{~F}$. For lower ripple at a small size, an Oscon 105A220M capacitor ( $220 \mu \mathrm{~F}, 35 \mathrm{~m} \Omega$ ESR) can be used.

## Isolated 24 V to 5V Flyback Regulator

When isolation is desired (required for many telecommunications applications), an isolated flyback scheme can be used. See figure 4.
Isolation between the input and load is provided by a 4 N35 optoisolator and a 1:1 transformer.
A TL431 shunt regulator creates the feedback signal which is sent through the optical isolator to the regulator IC.


Figure 2. 3.3V Buck Regulator

To prevent the output pin from being forced much below ground (and forward biasing the substrate diode), a floating ground scheme is used.
The Schottky, resistor, and diode combination also serves as a snubber for the flyback transformer.
Both the pseudo-ground and the system ground are bypassed to remove noise.
Discontinuous mode operation avoids conditions that would otherwise require phase and gain compensation (The LM257x family does not support external compensation.) Specifically, this avoids the right half-plane zero that occurs in the open loop gain and phase when operated in the continuous conduction mode.
External compensation is required in this application because the additional elements in the feedback loop (optoisolator and shunt regulator) have changed the overall open-loop gain and phase. A simple RC compensation network is added around the shunt regulator.


Figure 3. Undervoltage Lockout


Figure 4. Isolated Flyback DC-DC Converter

## Inductor Selection and Cross Reference

| $\text { Custom Coils }{ }^{1}$ Part No. | $\begin{aligned} & \text { Renco Part }{ }^{2} \\ & \text { Part No. } \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{I}_{\mathrm{OC}} \\ & (\mathrm{~A}) \\ & \hline \end{aligned}$ | $\begin{gathered} \hline V \cdot \mu \mathbf{s} \\ (V \cdot \mu \mathbf{s}) \\ \hline \end{gathered}$ | $\begin{gathered} \mathrm{L} \\ (\mu \mathrm{H}) \end{gathered}$ | Description |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CCI-5023 | RL5022 | 1.2 | * | 68 | power line choke |  |
| CCI-5024 | RL5023 | 0.9 | * | 100 |  |  |
| CCI-4929 | RL5024 | 0.75 | * | 150 |  |  |
| CCI-5025 | RL5025 | 0.65 | * | 220 |  |  |
| CCI-5026 | RL5026 | 0.5 | * | 330 |  |  |
| CCI-5027 | RL5027 | 0.45 | * | 470 |  |  |
| CCI-4930 | RL5028 | 0.9 | * | 220 | power line choke |  |
| CCI-4931 | RL5029 | 0.75 | * | 330 |  |  |
| CCI-4932 | RL5030 | 0.6 | * | 470 |  |  |
| CCI-4933 | RL5031 | 0.5 | * | 680 |  |  |
| CCI-5028 | RL5032 | 0.65 | * | 1000 | power line choke |  |
| CCI-5029 | RL5033 | 0.5 | * | 1500 |  |  |
| CCI-5030 | RL5034 | 0.45 | * | 2200 |  |  |
| CCI-4926 | RL5035 | 12.0 | * | 47 | cylindrical bobbin choke |  |
| CCI-4927 | RL5036 | 9.0 | * | 68 |  |  |
| CCI-4928 | RL5037 | 7.5 | * | 100 |  |  |
| CCI-4934 | RL5038 | 6.0 | * | 150 |  |  |
| CCI-4938 | RL5039 | 2.5 | * | 680 | cylindrical bobbin choke |  |
| CCI-4939 | RL5040 | 2.25 | * | 100 |  |  |
| CCI-4940 | RL5041 | TBD | * | TBD |  |  |
| CCI-4941 | RL5042 | 1 | * | 2200 | cylindrical bobbin choke |  |
| CCI-4935 | RL5043 | 5 | * | 220 |  |  |
| CCI-4936 | RL5044 | 4 | * | 330 |  |  |
| CCI-4937 | RL5045 | 4 | * | 470 | cylindrical bobbin choke |  |
| CCI-4948 | RL5046 | 1 | 44 | 20 | powdered iron toroid |  |
| CCI-5031 | RL5047 | 3 | 38 | 20 |  |  |
| CCI-4949 | RL5048 | 1 | 40 | 48 |  |  |
| CCI-4967 | RL5049 | 3 | 105 | 48 |  |  |
| CCI-4951 | RL5050 | 1 | 83 | 68 |  |  |
| CCI-4968 | RL5051 | 3 | 130 | 68 |  |  |
| CCI-4952 | RL5052 | 1 | 102 | 100 |  |  |
| CCI-4969 | RL5053 | 3 | 165 | 100 |  |  |
| CCI-4953 | RL5054 | 1 | 166 | 220 |  |  |
| CCI-4970 | RL5055 | 3 | 342 | 220 |  |  |
| CCI-4954 | RL5056 | 1 | 208 | 330 |  |  |
| CCI-4971 | RL5057 | 3 | 437 | 330 |  |  |
| CCI-4942 | RL5058 | 1 | * | 20 | MPP toroid |  |
| CCI-4961 | RL5059 | 3 | * | 20 |  |  |
| CCI-4943 | RL5060 | 1 | * | 48 |  |  |
| CCI-4962 | RL5061 | 3 | * | 48 |  |  |
| CCI-4944 | RL5062 | 1 | * | 68 |  |  |
| CCI-4963 | RL5063 | 3 | * | 68 |  |  |
| CCI-4945 | RL5064 | 1 | * | 100 |  |  |
| CCI-4964 | RL5065 | 3 | * | 100 |  |  |
| CCI-4946 | RL5066 | 1 | * | 220 |  |  |
| CCI-4965 | RL5067 | 3 | * | 220 |  |  |
| CCI-4947 | RL5068 | 1 | * | 330 |  |  |
| CCI-4966 | RL5069 | 3 | * | 330 |  |  |

1. Custom Coils, Alcester, South Dakota; tel: (605) 934-2460
2. Renco Electronics Inc., Deer Park, New York; tel: (516) 586-5566


## Application Note 14

## 200kHz MIC4574/5/6 Family Design Guide

by Kevin Lynn

## Introduction

Micrel's MIC457x family of BiCMOS simple buck voltage regulators feature faster rise/fall time, faster response to fault conditions, and improved efficiency at light loads.

## Description

The MIC457x switching regulator is basically a PWM (pulse width modulation) controller IC with a fixed gain error amplifier, a 200 kHz oscillator, and internal compensation network. The non-inverting side of the error amplifier is tied to a 1.23 V bandgap reference.


Figure 1. Block Diagram (Fixed Version)

## Buck Regulator Design Procedure

Select the MIC4574 (0.5A), MIC4575 (1A), or MIC4576 (3A) based on the required output current. If higher current rated regulators are chosen for low current applications, make sure the current limit range is appropriate for that application.

## Output Voltage

For fixed output voltages, 3.3 V or 5.0 V versions are available.
The output voltage of the adjustable regulators is configured using an external resistive divider.

$$
\mathrm{V}_{\text {OUT }}=1.23 \mathrm{~V}\left(1+\frac{\mathrm{R} 2}{\mathrm{R} 1}\right)
$$

For best performance, R1 should be between 1k and 10k.

## Inductor Selection Criteria

The following criteria is used for inductor selection:
Mode of operation (continuous or discontinuous).
Peak inductor current
Volt-seconds (V•s) applied to the inductor

## Definitions

Critical Inductance Condition The critical inductance condition is when the current through the inductor decays to zero just prior to the next "on" time of the regulator switch. This occurs at the boundary between continuous and discontinuous operation.
Discontinuous Operation Discontinuous operation occurs when, for any condition of input voltage or output current, the inductor current decays to zero before the next "on" time of the regulator switch.
Continuous Operation Continuous operation occurs when, for any condition of input voltage or output current, the inductor current does not decay to zero before the next "on" time of the regulator switch.

## Continuous Conduction Operation

Critical Inductance
Compute the value of critical inductance required for the application at the worst case combination of input voltage and output load current. This will be the minimum value of inductance that will guarantee continuous conduction operation over all input voltage and output load conditions.
At the critical inductance condition, the peak inductor current is twice the average current. The average current is the current delivered to the load. The peak current at the critical inductance condition is:

$$
\begin{equation*}
\mathrm{I}_{\text {PEAK }}=\frac{\mathrm{D}\left(\mathrm{~V}_{\mathrm{IN}}-\mathrm{V}_{\mathrm{OUT}}\right)}{L f_{\mathrm{S}}} \tag{1}
\end{equation*}
$$

Where:

$$
\begin{aligned}
& \mathrm{D} \text { = duty cycle } \\
& \quad \mathrm{D}=\text { switch on time/switch cycle time, } \mathrm{T}_{\mathrm{ON}} / \tau \\
& \quad \tau=\text { switch cycle time, } 1 / \mathrm{f}_{\mathrm{S}},(\mathrm{~s}) \\
& \mathrm{V}_{\text {IN }}=\text { input (supply) voltage }(\mathrm{V}) \\
& \mathrm{V}_{\text {OUT }}=\text { regulator output voltage }(\mathrm{V}) \\
& \mathrm{L}=\text { inductance of filter inductor }(\mathrm{H}) \\
& \mathrm{f}_{\mathrm{S}}=\text { switching frequency }(\mathrm{Hz})
\end{aligned}
$$

The input power will be assumed to be equal to the output power.
(2) $E_{F F} V_{I N} I_{L} D=\frac{V_{O U T}{ }^{2}}{R_{\text {LOAD }}}$

Where:
$\mathrm{E}_{\mathrm{FF}}=$ estimated efficiency reasonable initial estimate $80 \%$ (0.8)
$\mathrm{R}_{\text {LOAD }}=$ load resistance $(\Omega)$
and,


## Duty Cycle

Compute the duty cycle required at the maximum required input voltage and minimum load current. If your cannot guarantee a minimum load current, an additional resistive load may be required at the regulator output.

$$
\mathrm{D}_{\mathrm{MIN}}=\frac{\mathrm{V}_{\text {OUT }}}{\mathrm{V}_{\mathrm{IN}(\max )}}
$$

Use this value of $D_{\text {MIN }}$ and the minimum value of $R_{\text {LOAD }}$ in equation (3) to determine the value of critical inductance. This is the minimum value of inductance required. Changing the minimum load and/or the maximum input voltage requirement changes the minimum required critical inductance.
The value of inductance can be chosen to allow the regulator to operate in discontinuous mode under certain conditions. Discontinuous mode typically occurs at maximum input and minium load current. In many cases this may not present a problem, however, it should be verified that operation in discontinuous mode still allows the circuit to satisfy the load regulation requirement.

## Maximum V.s

Compute the maximum volt-microseconds applied to the inductor:

$$
\mathrm{V} \cdot \mathrm{~s}=\left(\mathrm{V}_{\mathrm{IN}}-\mathrm{V}_{\mathrm{OUT}}\right) \frac{\mathrm{V}_{\mathrm{OUT}}}{\mathrm{~V}_{\operatorname{IN}(\max )}} \tau
$$

## Inductor Peak Current

Compute the peak current through the inductor. This is the sum of the maximum load current and peak ripple current though the inductor.

$$
\mathrm{I}_{\mathrm{PEAK}}=\frac{1}{2}\left(\frac{\mathrm{~V}_{\mathrm{IN}(\max )}-\mathrm{V}_{\mathrm{OUT}}}{\mathrm{~L}}\right) \tau \frac{\mathrm{V}_{\mathrm{OUT}}}{\mathrm{~V}_{\mathrm{IN}(\max )}}+\frac{\mathrm{V}_{\mathrm{OUT}}}{\mathrm{R}_{\mathrm{LOAD}}}
$$

## Inductor Selection

Refer to the "Inductor Selection and Cross Reference" table to select the appropriate inductor for your application. The selection should satisfy the following:

Inductance > Calculated Critical Inductance
Volt-second Capability > Calculated $\mathrm{V} \cdot \mu \mathrm{s}$
(if applicable)
$I_{\text {DC }}>$ Calculated $I_{\text {PEAK }}$ Current $\times 0.85$

## Output Capacitor Selection

For stable operation, the output capacitor must satisfy the following:

$$
\mathrm{C}_{\text {OUT }} \geq 13300\left(\frac{\mathrm{~V}_{\mathrm{IN}(\max )}}{\mathrm{V}_{\text {OUT }} \mathrm{L}}\right)
$$

Where:

$$
\begin{aligned}
& \mathrm{C}_{\text {OUT }}=\text { output capacitance }(\mu \mathrm{F}) \\
& \mathrm{L}=\text { inductance }(\mu \mathrm{H})
\end{aligned}
$$

This guarantees that the dominant pole pair of the LC filter does not occur at a frequency that is too high for the regulator's internal loop compensation circuitry. This computation may result in a capacitor value that is too small to provide adequate peak-to-peak output ripple reduction.
Peak-to-peak ripple voltage is a function of the capacitor value and type. A low ESR/ESL (equivalent series resistance/equivalent series inductance) capacitor should be used for lower ripple voltage. (Standard capacitors may be paralleled to reduce the effective ESR/ESL value.) Low ESR electrolytic capacitors are available from Panasonic, Nichicon, and United Chemicon.
Maximum peak-to-peak ripple voltage (assuming no ESR or ESL in the filter capacitor) can be estimated as follows:

$$
\mathrm{V}_{\mathrm{P}-\mathrm{P}}=\frac{1}{\mathrm{C}} \frac{\left(\mathrm{~V}_{\mathrm{IN}(\max )}-\mathrm{V}_{\mathrm{OUT}}\right)}{\mathrm{L}} \frac{1}{2} \frac{\mathrm{~V}_{\mathrm{OUT}}{ }^{2}}{\mathrm{~V}_{\mathrm{IN}^{2}}{ }^{2}} \tau^{2}
$$

## Input Capacitor Selection

The input bypass capacitor must be at least $47 \mu \mathrm{~F}$ to maintain stability. Low ESR capacitors are recommended. If the operating temperature range is below $-25^{\circ} \mathrm{C}$, the value of this capacitor should be increased. Adding a ceramic or solid tantalum capacitor near the input pin will also increase regulator stability at low temperatures. The capacitor's ripple current rating should be more than the ripple component of the inductor current:

$$
\mathrm{I}_{\mathrm{RIPPLE}}=\frac{\tau}{2}\left(\frac{\mathrm{~V}_{\mathrm{IN}(\max )}-\mathrm{V}_{\mathrm{OUT}}}{\mathrm{~L}}\right)
$$

## Catch Diode Selection

Although either a Schottky or a fast recovery diode can be used, a Schottky diode will provide the best performance because its lower voltage drop and faster switching speed will result in higher efficiency. Fast recovery diodes with abrupt turn-off characteristics may cause EMI problems and/or instabilities.
The reverse voltage rating of the catch diode should be at least $1.25 \times$ the maximum input voltage.
Standard 1 N 400 x series diodes should not be used. The reverse recovery time of this type of diode is excessive which will cause additional noise and heat dissipation in the diode and the regulator's internal power switch.

## Typical Applications

Fixed 3.3V Buck Regulator
Figure 2 shows a 3.3 V buck regulator using inexpensive standard components.
The high efficiency ( $\sim 80 \%$ ) and low form factor afforded by the use of a new TO-263 surface mount package makes this ideal for battery operated designs.

If lower ripple voltage is desired, the standard $220 \mu \mathrm{~F}$ capacitor can be replaced with a standard $330 \mu \mathrm{~F}$. For lower ripple at a small size, an Oscon 105A220M capacitor ( $220 \mu \mathrm{~F}, 35 \mathrm{~m} \Omega$ ESR) can be used.


Figure 2. 3.3V Buck Regulator


Figure 3. Undervoltage Lockout

Inductor Selection and Cross Reference

|  | $\begin{aligned} & \text { Renco Part }{ }^{1} \\ & \text { Part No. } \end{aligned}$ | $\begin{aligned} & \mathrm{I}_{\mathrm{PC}} \\ & (\mathrm{~A}) \\ & \hline \end{aligned}$ | $\begin{gathered} V \cdot \mu \mathbf{s} \\ (V \cdot \mu \mathbf{s}) \end{gathered}$ | $\begin{gathered} \mathrm{L} \\ (\mu \mathrm{H}) \end{gathered}$ | Description |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | RL5341-20-1 | 1 | 43 | 20 | powdered iron |  |
|  | RL5341-48-1 | 1 | 51 | 48 |  |  |
|  | RL5341-68-1 | 1 | 155 | 68 |  |  |
|  | RL5341-100-1 | 1 | 200 | 100 |  |  |
|  | RL5341-150-1 | 1 | 330 | 150 |  |  |
|  | RL5341-220-1 | 1 | 400 | 220 |  |  |
|  | RL5341-330-1 | 1 | 680 | 330 |  |  |
|  | RL5341-470-1 | 1 | 796 | 470 |  |  |
|  | RL5341-680-1 | 1 | 1500 | 680 |  |  |
|  | RL5341-1000-1 | 1 | 2000 | 1000 |  |  |
|  | RL5342-20-1 | 1 | 26 | 20 | moly permalloy |  |
|  | RL5342-48-1 | 1 | 60 | 48 |  |  |
|  | RL5342-68 | 1 | 88 | 68 |  |  |
|  | RL5342-100-1 | 1 | 116 | 100 |  |  |
|  | RL5342-150-1 | 1 | 193 | 150 |  |  |
|  | RL5342-220-1 | 1 | 285 | 220 |  |  |
|  | RL5342-330-1 | 1 | 400 | 470 |  |  |
|  | RL5342-470-1 | 1 | 604 | 470 |  |  |
|  | RL5342-680-1 | 1 | 888 | 680 |  |  |
|  | RL5342-1000-1 | 1 | 1200 | 1000 |  |  |
|  | RL5341-20-3 | 3 | 140 | 20 | powdered iron |  |
|  | RL5341-48-3 | 3 | 257 | 48 |  |  |
|  | RL5341-68-3 | 3 | 471 | 68 |  |  |
|  | RL5341-100-3 | 3 | 640 | 100 |  |  |
|  | RL5341-150-3 | 3 | 885 | 150 |  |  |
|  | RL5341-220-3 | 3 | 1272 | 220 |  |  |
|  | RL5341-330-3 | 3 | 2155 | 330 |  |  |
|  | RL5341-470-3 | 3 | 3221 | 470 |  |  |
|  | RL5341-680-3 | 3 | 4784 | 680 |  |  |
|  | RL5341-1000-3 | 3 | 6000 | 1000 |  |  |
|  | RL5342-20-3 | 3 | 81 | 20 | moly permalloy |  |
|  | RL5342-48-3 | 3 | 177 | 48 |  |  |
|  | RL5342-68-3 | 3 | 273 | 68 |  |  |
|  | RL5342-100-3 | 3 | 392 | 100 |  |  |
|  | RL5342-150-3 | 3 | 591 | 150 |  |  |
|  | RL5342-220-3 | 3 | 872 | 220 |  |  |
|  | RL5342-330-3 | 3 | 1202 | 470 |  |  |
|  | RL5342-470-3 | 3 | 1946 | 470 |  |  |
|  | RL5342-680-3 | 3 | 2837 | 680 |  |  |
|  | RL5342-1000-3 | 3 | 3900 | 1000 |  |  |

1. Renco Electronics Inc., Deer Park, New York; tel: (516) 586-5566

## Application Note 15

## Practical Switching Regulator Circuits

## by Brian Huffman

## Overview

A golden power supply that will satisfy every design requirement does not exist. Size, cost, and efficiency are the driving factors for selecting a design, causing each design to be different. This application note covers real-world circuit designs by showing a collection of the most commonly used power supply circuits. Some of the application circuits utilize low-profile surface mount components, while others employ low-cost components.
Every circuit in this application note has been designed, built, and evaluated for stability, temperature, component life, and tolerance (see Figure 1). Judicious design practices have been followed to ensure that the solutions are robust.

Efficiency is often a main concern with switching regulators. To allow a preliminary performance evaluation, efficiency plots for various input and output conditions accompany most circuits.

If the components specified in the schematic are not readily available, alternative components can be found in the crossreference list in Appendix A. The components in the list are not exact replacements. Their electrical characteristics and physical sizes may be slightly different, but the electrical performance in the circuits will be the same. Appendix A also provides detailed electrical specifications for each power component, making the selection of alternate components easy.
Instead of publishing the operating equations for the buck (step-up), buck-boost (inverting), boost (step-up) and flyback topologies in this application note, Micrel chose to put them into easy-to-use Microsoft ${ }^{\circledR}$ Excel spreadsheets. This dramatically speeds up the design time when there is a need to modify one of the existing circuits.


Figure 1. Designed, Built, and Tested

## Table of Contents

Buck Converter-Through Hole
MIC4574 (6V-24V to 3.3V/0.5A) Fig. 1 ..... 166
MIC4574 (6V-40V to 3.3V/0.5A) Fig. 2 ..... 166
MIC4574 (8V-24V to 5V/0.5A) Fig. 3 ..... 166
MIC4574 (8V-40V to 5V/0.5A) Fig. 4 ..... 166
MIC4574 (16V-40V to 12V/0.5A) Fig. 5 ..... 167
MIC4575 (6V-24V to $3.3 \mathrm{~V} / 1 \mathrm{~A}$ ) Fig. 6 ..... 167
MIC4575 (6V-40V to $3.3 \mathrm{~V} / 1 \mathrm{~A})$ Fig. 7 ..... 167
MIC4575 (8V-24V to 5V/1A) Fig. 8 ..... 167
MIC4575 (8V-40V to 5V/1A) Fig. 9 ..... 168
MIC4575 (16V-40V to 12V/1A) Fig. 10 ..... 168
MIC4576 (6V-24V to $3.3 \mathrm{~V} / 3 \mathrm{~A}$ ) Fig. 11 ..... 168
MIC4576 (6V-36V to 3.3V/3A) Fig. 12 ..... 168
MIC4576 (8V-24V to 5V/3A) Fig. 13 ..... 169
MIC4576 (8V-36V to 5V/3A) Fig. 14 ..... 169
MIC4576 (16V-36V to 12V/3A) Fig. 15 ..... 169
Buck Converter—Low-Profile Surface Mount
MIC4574 (6V-18V to 3.3V/0.5A) Fig. 16 ..... 169
MIC4574 (6V-36V to 3.3V/0.5A) Fig. 17 ..... 170
MIC4574 (8V-18V to 5V/0.5A) Fig. 18 ..... 170
MIC4574 (8V-36V to 5V/0.5A) Fig. 19 ..... 170
MIC4574 (16V-36V to 12V/0.5A) ..... 170
Fig. 20
MIC4575 (6V-18V to $3.3 \mathrm{~V} / 1 \mathrm{~A}$ ) ..... 171
Fig. 21
MIC4575 (8V-18V to 5V/1A) ..... 171
Fig. 22
MIC4575 (6V-36V to 3.3V/1A) ..... 171
Fig. 23
MIC4575 (8V-36V to 5V/1A) ..... 171
Fig. 24
MIC4575 (16V-36V to 12V/1A) ..... 172
Buck Converter—Lower-Cost Surface Mount
MIC4574 (6V-24V to 3.3V/0.5A) Fig. 26 ..... 172
MIC4574 (6V-36V to 3.3V/0.5A) Fig. 27 ..... 172
MIC4574 (8V-24V to 5V/0.5A) Fig. 28 ..... 172
MIC4574 (8V-36V to 5V/0.5A) Fig. 29 ..... 173
MIC4574 (16V-36V to 12V/0.5A) ..... 173
Fig. 30
MIC4575 (6V-24V to $3.3 \mathrm{~V} / 1 \mathrm{~A}$ ) ..... 173
Fig. 31
MIC4575 (6V-36V to 3.3V/1A) ..... 173
Fig. 32
MIC4575 (8V-24V to 5V/1A) ..... 174
MIC4575 (8V-36V to 5V/1A) ..... 174
MIC4575 (16V-36V to 12V/1A) ..... 174
Buck-Boost Converter-Through HoleMIC4575 (8V-18V to -5V/0.2A)Fig. 36174
MIC4575 (5V to $-5 \mathrm{~V} / 0.3 \mathrm{~A}$ ) Fig. 37 ..... 175
Special Feature Circuits
MIC4576 Parallel Switching Regulators Fig. 38 ..... 175
MIC4575 Low Output-Noise Regulator (5mV Output Ripple) Fig. 39 ..... 176
MIC4575 Split $\pm 5$ V Supplies Fig. 40 ..... 176
MIC4575 Adjustable (0V-12V) Output Voltage Regulator ..... 176
Fig. 41
MIC4575 Low Output-Voltage Regulator ..... 177
Fig. 42
MIC4575 1A Battery Charger (6-8 cells) ..... 177
Fig. 43
MIC4575 0.1A-1A Variable Current Battery Charger ..... 177
Fig. 44
MIC4575 1A Battery Charger (2-8 Cells) ..... 178
MIC4575 Remote Sensing Regulator ..... 178
MIC4575 6V-18V to Split +/-12V/100mA Supplies (PMOS) ..... 179
MIC4575 1A Battery Charger ..... 179
MIC4575 Adjustable (0V-12V) Output Voltage Regulator ..... 180
MIC4575 Switchable Battery Pack Charger ..... 180
MIC4575 Lithium Ion Battery Charger with End of Charge Flag ..... 181
MIC4575 Low Output Noise Regulator (<1mV) ..... 181
Appendix A
Component Cross-Reference List ..... 182
Appendix B
Suggested Manufacturers List ..... 184
Appendix C
Microsoft ${ }^{®}$ Excel Spreadsheet Summary ..... 185
Appendix D
Package Thermal Characteristics ..... 187
Appendix E
Suggested PC Board Layouts ..... 187
Appendix F
Manufacturer's Distributors List ..... 190

## 6V-24V to 3.3V/0.5A Buck Converter Through Hole



Figure 1a. Schematic


Figure 1b. Efficiency

## 6V-40V to 3.3V/0.5A Buck Converter Note 1 Through Hole



Figure 2a. Schematic


Figure 2b. Efficiency
$8 \mathrm{~V}-24 \mathrm{~V}$ to $5 \mathrm{~V} / 0.5 \mathrm{~A}$ Buck Converter
Through Hole


Figure 3a. Schematic


Figure 3b. Efficiency

## 8V-40V to 5V/0.5A Buck Converter Note 1 Through Hole



Figure 4a. Schematic


Figure 4b. Efficiency

Note 1: Although the MIC457x family is functional to input voltage to 40 V , they are not guaranteed to survive a short circuit to ground for input voltage above 24 V . Contact factory for availability of 40 V parts.

## 16V-40V to 12V/0.5A Buck Converter Note 1 Through Hole



Figure 5a. Schematic


Figure 5b. Efficiency

## 6V-24V to 3.3V/1A Buck Converter Through-Hole



Figure 6a. Schematic


Figure 6b. Efficiency

## 6V-40V to 3.3V/1A Buck Convereter Note 1 <br> Through Hole



Figure 7a. Schematic


Figure 7b. Efficiency

## 8V-24V to 5V/1A Buck Converter Through Hole



Figure 8a. Schematic


Figure 8b. Efficiency

Note 1: Although the MIC457x family is functional to input voltage to 40 V , they are not guaranteed to survive a short circuit to ground for input voltage above 24 V . Contact factory for availability of 40 V parts.
Note 2: Surface-mount component

## $8 \mathrm{~V}-40 \mathrm{~V}$ to $5 \mathrm{~V} / 1 \mathrm{~A}$ Buck Converter Note 1 Through-Hole



Figure 9a. Schematic


Figure 9b. Efficiency

## 16V-40V to 12V/1A Buck Coverter Note 1 <br> Through-Hole



Figure 10a. Schematic


Figure 10b. Efficiency

6V-24V to 3.3V/3A Buck Converter
Through Hole
Through Hole


Figure 11a. Schematic


Figure 11b. Efficiency

## 6V-36V to 3.3V/3A Buck Converter Through Hole



Figure 12a. Schematic


Figure 12b. Efficiency

Note 1: Although the MIC457x family is functional to input voltage to 40 V , they are not guaranteed to survive a short circuit to ground for input voltage above 24 V . Contact factory for availability of 40 V parts.
Note 2: Surface-mount component

## 8V-24V to 5V/3A Buck Converter Through Hole



Figure 13a. Schematic


Figure 13b. Efficiency

## 8V-36V to 5V/3A Buck Converter Through Hole



Figure 14a. Schematic


Figure 14b. Efficiency

## 16V-36V to 12V/3A Buck Converter Through Hole



Figure 15a. Schematic


Figure 15b. Efficiency

6V-18V to 3.3V/0.5A Buck Converter Low-Profile Surface Mount


Figure 16a. Schematic


Figure 16b. Efficiency

Note 1: Although the MIC457x family is functional to input voltage to 40 V , they are not guaranteed to survive a short circuit to ground for input voltage above 24 V . Contact factory for availability of 40 V parts.
Note 2: Surface-mount component

## 6V-36V to 3.3V/0.5A Buck Converter Note 1 Low-Profile Surface Mount



Figure 17a. Schematic


Figure 17b. Efficiency

## 8V-18V to 5V/0.5A Buck Converter Low-Profile Surface Mount



Figure 18a. Schematic


Figure 18b. Efficiency

## 8V-36V to 5V/0.5A Buck Converter Note 1 Low-Profile Surface Mount



Figure 19a. Schematic


Figure 19b. Efficiency

## 16V-36V to 12V/0.5A Buck Converter Note 1 Low-Profile Surface Mount



Figure 20a. Schematic


Figure 20b. Efficiency

Note 1: Although the MIC457x family is functional to input voltage to 40 V , they are not guaranteed to survive a short circuit to ground for input voltage above 24 V . Contact factory for availability of 40 V parts.

## 6V-18V to 3.3V/1A Buck Converter Low-Profile Surface Mount



Figure 21a. Schematic


Figure 21b. Efficiency

## 8V-18V to 5V/1A Buck Converter Low-Profile Surface Mount



Figure 22a. Schematic


Figure 22b. Efficiency

6V-36V to $3.3 \mathrm{~V} / 1 \mathrm{~A}$ Buck Converter Note 1
Low-Profile Surface Mount

$\begin{array}{lll}\text { C1 } & \text { Tokin C55Y5U1H106Z } \\ \text { C2 } & \text { AVX } & \\ \text { TPSE337M006R }\end{array}$
D1 General Instruments SS26
L1 Coiltronics CTX68-4P, DCR $=0.238 \Omega$
Figure 23a. Schematic


Figure 23b. Efficiency

## 8V-36V to 5V/1A Buck Converter Note 1 Low-Profile Surface Mount



Figure 24a. Schematic


Figure 24b. Efficiency

Note 1: Although the MIC457x family is functional to input voltage to 40 V , they are not guaranteed to survive a short circuit to ground for input voltage above 24 V . Contact factory for availability of 40 V parts.
$16 \mathrm{~V}-36 \mathrm{~V}$ to $12 \mathrm{~V} / 1$ A Buck Converter Note 1 Low-Profile Surface Mount


$$
\begin{array}{lll}
\text { C1 } & \text { Tokin } \quad \text { C55YU1H106Z } \\
\text { C2 } & \text { AVX } & \text { TPSE686M020R0150, } \mathrm{ESR}=0.15 \Omega \\
\text { D1 } & \text { General Instruments SS26 }
\end{array}
$$

L1 Coiltronics CTX150-4, DCR $=0.372 \Omega$
Figuure 25a. Schematic


Figure 25b. Efficiency

## 6V-24V to 3.3V/0.5A Buck Converter Lower-Cost Surface Mount



Figure 26a. Schematic


Figure 26b. Efficiency

## 6V-36V to 3.3V/0.5A Buck Converter Note 1 Lower-Cost Surface Mount



Figure 27a. Schematic


Figure 27b. Efficiency

## 8V-24V to 5V/0.5A Buck Converter Lower-Cost Surface Mount



Figure 28a. Schematic


Figure 28b. Efficiency

Note 1: Although the MIC457x family is functional to input voltage to 40 V , they are not guaranteed to survive a short circuit to ground for input voltage above 24 V . Contact factory for availability of 40 V parts.

## 8V-36V to 5V/0.5A Buck Converter Note 1 Lower-Cost Surface Mount



Figure 29a. Schematic


Figure 29b. Efficiency

16V-36V to 12V/0.5A Buck Converter Note 1 Lower-Cost Surface Mount


Figure 30a. Schematic


Figure 30b. Efficiency

## 6V-24V to 3.3V/1A Buck Converter Lower-Cost Surface Mount



Figure 31a. Schematic


Figure 31b. Efficiency

## 6V-36V to 3.3V/1A Buck Converter Note 1 Lower-Cost Surface Mount



Figure 32a. Schematic


Figure 32b. Efficiency

Note 1: Although the MIC457x family is functional to input voltage to 40 V , they are not guaranteed to survive a short circuit to ground for input voltage above 24 V . Contact factory for availability of 40 V parts.

## 8V-24V to 5V/1A Buck Converter Lower-Cost Surface Mount



Figure 33a. Schematic


Figure 33b. Efficiency

## 8V-36V to 5V/1A Buck Converter Note 1 Lower-Cost Surface Mount



Figure 34a. Schematic


Figure 34b. Efficiency
Note 1: Although the MIC457x family is functional to input voltage to 40 V , they are not guaranteed to survive a short circuit to ground for input voltage above 24 V . Contact factory for availability of 40 V parts.

5V to -5V/0.3A Buck-Boost Converter

## Through Hole



Figure 37a. Schematic


Figure 37b. Efficiency

Parallel Switching Regulators


Figure 38.

## Low Output-Noise Regulator (5mV Output Ripple )



Figure 39.

## Split $\pm 5 \mathrm{~V}$ Supply



Figure 40.
Adjustable (0V-12V) Output-Voltage Regulator


Figure 41.

## Low Output-Voltage Regulator (1V)



Figure 42.

## 1A Battery Charger (6-8 cells)



Figure 43.

### 0.1A-1A Variable Current Battery Charger



Figure 44.

## 1A Battery Charger (2-8 Cells)



Figure 45.

## Remote Sensing Regulator Note 1



Figure 46.

Note 1: Although the MIC457x family is functional to input voltage to 40 V , they are not guaranteed to survive a short circuit to ground for input voltage above 24 V . Contact factory for availability of 40 V parts.

## 6V-18V to Split +/-12V/100mA Supplies



Figure 47.

## 1A Battery Charger



Figure 48.

## Improved Adjustable (0V-12V) Output Voltage Regulator



Figure 49.

## Switchable Battery Pack Charger



Figure 50.

## Lithium Ion Battery Charger with End of Charge Flag



Figure 51.

## Low Output Noise Regulator (<1mV)



Figure 52.

## Appendix A

## Component Cross-Reference List

Micrel provides this cross-reference list to make it easier to choose alternate power components. This becomes necessary when the standard components are not readily available or the manufacturer is not an approved vendor.
The components in this list are not exact replacements. Their electrical characteristics and physical sizes may be slightly different, but their performance in the circuit will be the same. Also, detailed electrical specifications are provided for each power component so that if you need an alternate component, you can choose it intelligently.

## Through-Hole Components

## Capacitors

|  | Nichicon <br> (Electrolytic) | Sanyo <br> (Electrolytic) | Panasonic <br> (Electrolytic) | United Chemi-Con <br> (Electrolytic) |
| :--- | :--- | :--- | :--- | :--- |
| $220 \mu \mathrm{~F} / 16 \mathrm{~V} / 0.16 \Omega / 0.460 \mathrm{~A}$ | UPL1C221MPH | 16 MV 220 GX | ECA1CFQ271 | LXF16VB271M10x12.5 |
| $330 \mu \mathrm{~F} / 16 \mathrm{~V} / 0.12 \Omega / 0.595 \mathrm{~A}$ | UPL1C331MPH | 16 MV 330 GX | ECA1CFQ331L | LXF16VB331M8x15 |
| $680 \mu \mathrm{~F} / 16 \mathrm{~V} / 0.065 \Omega / 1.02 \mathrm{~A}$ | UPL1C681MPH | $16 \mathrm{MV560GX}$ | ECA1CFQ681L | LXF16VB681M10x20 |
| $1000 \mu \mathrm{~F} / 16 \mathrm{~V} / 0.047 \Omega / 1.41 \mathrm{~A}$ | UPL1C102MPH | $16 \mathrm{MV1000GX}$ | ECA1CFQ122L | LXF16VB102M10x30 |
| $47 \mu \mathrm{~F} / 35 \mathrm{~V} / 0.34 \Omega / 0.27 \mathrm{~A}$ | UPL1V470MEH | $35 M V 68 G X$ | ECA1VFQ560 | LXF35VB680M6.3x11.5 |
| $150 \mu \mathrm{~F} / 35 \mathrm{~V} / 0.12 \Omega / 0.595 \mathrm{~A}$ | UPL1V151MPH | $35 M V 150 G X$ | ECA1VFQ151L | LXF35VB181M8x15 |
| $470 \mu \mathrm{~F} / 35 \mathrm{~V} / 0.046 \Omega / 1.42 \mathrm{~A}$ | UPL1V471MPH | $35 M V 680 G X$ | ECA1VFQ561L | LXF35VB5611M10x30 |
| $33 \mu \mathrm{~F} / 63 \mathrm{~V} / 0.35 \Omega / 0.33 \mathrm{~A}$ | UPL1J330MEH | $63 M V 82 G X$ | ECA1JFQ390 | LXF63VB33M6.3x15 |
| $68 \mu \mathrm{~F} / 63 \mathrm{~V} / 0.17 \Omega / 0.5 \mathrm{~A}$ | UPL1J680MPH | $63 M V 150 G X$ | ECA1JFQ680 | LXF63VB820M8x20 |
| $470 \mu \mathrm{~F} / 63 \mathrm{~V} / 0.039 \Omega / 1.42 \mathrm{~A}$ | UPL1J471MRH | $63 M V 680 G X$ | ECA1JFQ471L | LXF63VB561M12.5x40 |

## Diodes

|  | Motorola <br> (Schottky) | GI <br> (Schottky) | IR <br> (Schottky) |
| :--- | :--- | :--- | :--- |
| 1A/40V | 1N5819 | 1N5819 | 11DQ04 |
| 1A/60V | MBR160 | SB160 | 11DQ06 |
| $3 A / 40 \mathrm{~V}$ | 1N5822 | 1N5822 | 31DQ04 |
| $3 A / 60 \mathrm{~V}$ | MBR360 | SB360 | 31DQ06 |

Inductors

|  | Coiltronics <br> (Toroidal Cores) | Renco <br> (Rod Cores) | Sumida <br> (Button Cores) |
| :--- | :--- | :--- | :--- |
| $10 \mu \mathrm{H} / 0.5 \mathrm{~A}$ | PL52A-10-500 |  |  |
| $15 \mu \mathrm{H} / 0.5 \mathrm{~A}$ | PL52A-15-500 |  |  |
| $33 \mu \mathrm{H} / 3 \mathrm{~A}$ | PL52C-33-1000 |  |  |
| $68 \mu \mathrm{H} / 1 \mathrm{~A}$ | PL52B-68-500 | RL-1283-68-43 | RCH106-680K |
| $68 \mu \mathrm{H} / 3 \mathrm{~A}$ | PL52D-68-2000 |  |  |
| $100 \mu \mathrm{H} / 0.5 \mathrm{~A}$ | PL52A-100-250 | RL-1284-100-43 | RCH875-101K |
| $150 \mu \mathrm{H} / 1 \mathrm{~A}$ | PL52B-150-500 | RL-1283-150-43 | RCH110-151K |
| $220 \mu \mathrm{H} / 0.5 \mathrm{~A}$ | PL52A-220-250 | RL-1284-220-43 | RCH106-221K |

## Surface-Mount

## Capacitors

| Low Profile | AVX <br> (Tantalum) | Tokin (Ceramic) | Sprague <br> (Tantalum) |
| :---: | :---: | :---: | :---: |
| $330 \mu \mathrm{~F} / 6.3 \mathrm{~V} / 0.1 \Omega / 1.149 \mathrm{~A}$ | TPSE337M006R0100 |  | 593D337X06R3E2W |
| 220رF/10V/0.1 $\Omega / 1.149 \mathrm{~A}$ | TPSE227M010R0100 |  | 593D227X0010E2W |
| $68 \mu \mathrm{~F} / 20 \mathrm{~V} / 0.15 \Omega / 0.938 \mathrm{~A}$ | TPSE686M020R0150 |  | 593D686X0020EZW |
| $10 \mu \mathrm{~F} / 35 \mathrm{~V} / 0.3 \Omega / 0.663 \mathrm{~A}$ | TPSD106M035R0300 |  | 593D106X0035E2W |
| $22 \mu \mathrm{~F} / 35 \mathrm{~V} / 0.3 \Omega / 0.632 \mathrm{~A}$ | TPSE226M035R0300 |  | 593D226X0035E2W |
| $10 \mu \mathrm{~F} / 35 \mathrm{~V}$ |  | C55Y5U1E106Z |  |
| $22 \mu \mathrm{~F} / 35 \mathrm{~V}$ |  | C25Y5U1E226Z |  |
| 10 $\mathrm{F} / 50 \mathrm{~V}$ |  | C55Y5U1H106Z |  |


| Lower-Cost | Sanyo <br> (Electrolytic) | Nichicon <br> (Electrolytic) |
| :--- | :--- | :--- |
| $470 \mu \mathrm{~F} / 16 \mathrm{~V} / 0.17 \Omega / 0.45 \mathrm{~A}$ | 16 CV 470 GX |  |
| $68 \mu \mathrm{~F} / 35 \mathrm{~V} / 0.34 \Omega / 0.28 \mathrm{~A}$ | 35 CV 68 GX |  |
| $220 \mu \mathrm{~F} / 35 \mathrm{~V} / 0.17 \Omega / 0.45 \mathrm{~A}$ | 35 CV 220 GX |  |
| $47 \mu \mathrm{~F} / 50 \mathrm{~V} / 0.4 \Omega / 0.18 \mathrm{~A}$ |  | UUX1H470MNT1GS |

Diodes

|  | Motorola <br> (Schottky) | GI <br> (Schottky) | IR <br> (Schottky) |
| :--- | :--- | :--- | :--- |
| 1A/30V | MBRS130LT3 |  |  |
| 1A/40V | MBRS140T3 | SS14/SS24 | 10MQ040 |
| 1A/60V |  | SS16/SS26 |  |
| $3 A / 40 \mathrm{~V}$ | MBRS340T3 | SS34 | 330WQ04F |
| $3 A / 60 \mathrm{~V}$ | MBRS360T3 | SS36 | 330WQ06F |

Inductors

|  | Coiltronics <br> (Toroidal Cores) | Coilcraft <br> (Button Cores) | Bi <br> (Toroidal Cores) |
| :--- | :--- | :--- | :--- |
| $100 \mu \mathrm{H} / 0.5 \mathrm{~A}$ | CTX100-2P | DO3316P-104 |  |
| $220 \mu \mathrm{H} / 0.5 \mathrm{~A}$ | CTX250-4P | DO3316P-224 |  |
| $68 \mu \mathrm{H} / 1 \mathrm{~A}$ | CTX68-4P | DO3316P-683 | HM77-11003 |
| $150 \mu \mathrm{H} / 1 \mathrm{~A}$ | CTX150-4 | DO5022P-154 |  |
| $33 \mu \mathrm{H} / 3 \mathrm{~A}$ |  | HM77-30004 |  |
| $68 \mu \mathrm{H} / 3 \mathrm{~A}$ |  |  | HM77-29006 |

## Appendix B

## Suggested Manufacturers List

Micrel supplies this list of manufacturers to save you time in selecting components. Micrel makes no claims about these companies except that they provide components necessary in switching power supplies.

## Capacitors

AVX Corp.
801 17th Ave. South
Myrtle Beach, SC 29577
Tel: (803) 448-9411
Fax: (803) 448-1943
Nichicon (America) Corporation
927 East State Parkway
Schaumburg, IL 60173
Tel: (708) 843-7500
Fax: (708) 843-2798
Panasonic
6550 Katella Avenue
PANAZIP 17A-11
Cypress, CA 90630
Tel: (714) 373-7857
Fax: (714) 373-7102

## Sanyo Video Components (USA) Corp.

2001 Sanyo Avenue
San Diego, CA 92173
Tel: (619) 661-6835
Fax: (619) 661-1055

## Sprague Electric

Lower Main Street
60005 Sanford, ME 04073
Tel: (207) 324-4140
Tokin America, Inc.
155 Nicholson Lane
San Jose, CA 95134
Tel: (408) 432-8020
Fax: (408) 434-0375
United Chemi-Con Inc.
9801 West Higgins Road, Suite 430
Rosemount, IL 60018
Tel: (708) 696-2000
Fax: (708) 696-9278

## Diodes

## General Instruments (GI)

10 Melville Park Road
Melville, NY 11747
Tel: (516) 847-3222
Fax: (516) 847-3150
International Rectifier Corp.
233 Kansas Streeet
El Segundo, CA 90245
Tel: (310) 322-3331
Fax: (310) 322-3332

## Motorola Inc.

3102 North 56th St., MS 56-126
Phoenix, AZ 85018
Tel: (800) 521-6274
Fax: (602) 952-4190
Heat Sinks
Aavid Engineering, Inc.
67 Primrose Drive
Laconia, NH 03246
Tel: (603) 528-3400
Fax: (603) 528-1478

## Thermalloy

2021 West Valley View Lane
P.O. Box 810839

Dallas, TX 75381
Tel: (214) 243-4321
Fax: (214) 241-4656
Inductors

## Bi Technologies

4200 Bonita Place
Fullerton, CA 92635
Tel: (714) 447-2345
Fax: (714) 447-2500

## Coilcraft

1102 Silver Lake Road
Cary, IL 60013
Tel: (708) 639-2361
Fax: (708) 639-1469

## Coiltronics

6000 Park of Commerce Boulevard
Boca Raton, FL 33487
Tel: (407) 241-7876
Fax: (407) 241-9335

## Dale Electronics

East Highway 50
Yankton, SD 57078
Tel: (605) 665-9301
Fax: (605) 665-0817

## Renco

60 Jefryn Boulevard East
Deerpark, NY 11729
Tel: (516) 586-5566
Fax: (516) 586-5562

## Sumida Electric

5999 New Wilke Road
Suite 110
Rolling Meadows, IL 60008
Tel: (708) 956-0666
Fax: (708) 956-0702

## Resistors

KRL/Bantry Components, Inc.
160 Bouchard Street
Manchester, NH 03103
Tel: (603) 668-3210
Fax: (603) 624-0634

## Appendix C

## Microsoft ${ }^{\circledR}$ Excel Spreadsheet Summary

Determining the operating conditions for a switching regulator requires dozens of calculations. Doing this with a handheld calculator can take hours, but when the equations are put into a spreadsheet, this takes only a few seconds. Micrel provides Microsoft ${ }^{\circledR}$ Excel spreadsheets for buck (step-up) and buck-boost (inverting), boost (step-up) and flyback switching regulator topologies. The spreadsheets perform computer aided design, not computer generated design. It is the responsibility of the user to verify spreadsheet results by building the circuit and measuring component stress under all expected operating conditions.
Figure C 1 shows the buck regulator spreadsheet. It is divided into three columns. The first column contains all the input variables. You can change any variable in this column, such as input voltage, switching frequency, and inductor value. You might change these variables to observe the sensitivity of the circuit, to test for worst-case conditions, or to set a tolerance on component characteristics.
The second column contains the resulting operating conditions for all power components. You select the power components based upon these values. Most worst-case operating conditions occur at the minimum input voltage, but not in every case. To ensure a reliable design, vary the input voltage over its entire operating range and use the worstcase value to select components.

The third column itemizes the power losses. The largest contributors to efficiency losses are the IC switch (Pd_IC_Switch) and diode (Pd_Diode). For heat sink design, the IC's power dissipation result (Pd_IC) makes sizing of the heat sink quick and easy.
There are three pull-down menus: one for selecting a Micrel IC, one for selecting an inductor core material, and one for doing worst-case analysis on a selected parameter. The Micrel parts list shows all the devices that are available for a design. The list includes both the $52 \mathrm{kHz}(\mathrm{LM} 257 \mathrm{X})$ and the 200 kHz (MIC457X) parts. The operating warning window uses the selected IC's peak switch current, input voltage range, and output voltage range to determine if an operating condition exceeds its limit.
The second pull-down menu has two core materials to choose from, either a powdered iron type 52 (\#52) or a ferrite (Fe). The inductor core material has a minuscule effect on the overall efficiency and was included only for completeness.
Worst case analysis has been automated for user convenience. The program sweeps the input voltage from the minimum input voltage (Vin_Min) to the maximum input voltage (Vin_Max). The output current is fixed at it's original value. Once the calculation is complete the results are displayed in a graph.
Note that the list box exhibits a strange behavior. The program will not rerun if you select the same item in the list box two times in a row. To rerun a parameter, you must select the


Figure C1. Buck Regulator Excel Spreadsheet

None item first and then click on the desired parameter.
Efficiency varies widely for various input voltages and load conditions. Therefore, a macro has been written that sweeps both the input voltage and the output current over the entire operating region. The resulting efficiency is then automatically displayed in a graph. To run the macro, click the efficiency button.
Equations in the second and third columns are protected and cannot be inadvertently changed. You can defeat the protection feature, however, by selecting the Tools button from the top menu bar, clicking the protection menu item, selecting the
unprotect sheet option, and entering "Micrel" for the password. Now any equation or formatting in the active spreadsheet can be changed. It is advisable to make a backup copy of the spreadsheet program prior to removing the protection. The spreadsheets were created in Microsoft ${ }^{\circledR}$ Excel 5.0 for Windows ${ }^{\text {TM }}$ and runs under Windows ${ }^{\text {TM }} 3.1$, Windows NT $^{\text {TM }}$, and Windows $95^{\text {TM }}$. To run it under Microsoft ${ }^{\circledR}$ Excel 5.0 for the Macintosh ${ }^{\circledR}$, copy the file using Apple ${ }^{\circledR}$ File Exchange (included with System 7.1 or earlier) or PC Exchange (included with System 7.5).

## Definition of Terms

Input \& Output
Vin: input voltage
Vout: output voltage
lout: output current

## Component Parameters

L: inductance
L_DCR: inductor DC resistance
Diode_Vf: catch diode forward voltage drop
Cin: input capacitor value
Cin_ESR: input capacitor equivalent series resistance
Cout: output capacitor value
Cout_ESR: output capacitor equivalent series resistance

## IC Parameters

IC_fs: switching frequency
IC_Rsw: internal switch equivalent resistance
IC_Vs: internal switch equivalent voltage
IC_Iq: quiescent current
IC_ton: switch turn-on time
IC_toff: switch turn-off time

## Inductor Core Loss Constants

Ci : core loss contant
d: core loss frequency exponent
p : core loss flux density exponent
U : permeability of core

## Resulting Operating Conditions

Mode: indicates whether the regulator is in continuous or discontinuous mode

DC: duty cycle
DC_Prim: (1 - duty cycle)
L_lavg: average inductor current
L_lpp: peak-to-peak inductor ripple current
L_lpk: peak inductor current
L_RMS: inductor RMS current
IC_Sw_RMS: IC Switch RMS current
Diode_RMS: diode RMS current
Cin_RMS: input capacitor RMS current
Cout_RMS: output capacitor RMS current
Input_lavg: average input current
$\Delta$ Vout_ESR: output ripple voltage caused by the ESR of the output capacitor

## Resulting Power Dissipation

Pd_IC_Iq: power loss due to quiescent current
Pd_IC_AC: power loss due to switching times
Pd_IC_Switch: switch conduction loss
Pd_IC: total IC loss
Pd_Diode: diode power loss
Pd_Cin: input capacitor power loss
Pd_Cout: output capacitor power loss
Pd_L_Cu: power loss due to the DCR of the inductor
Pd_L_Core: power loss due to core material
Pd_L: total inductor loss
P_loss: sum of all the power losses
Efficiency: output power divided by input power

## Appendix D

## Package Thermal Characteristics

Designing the proper heat sink requires defining the thermal resistance of the package and heat sink. This is relatively straightforward for a TO-220 package in which the heat sink is attached to the part, but not for DIP and SO packages in which the external heat sink is the PC board. The physical size of the PC board can dramatically affect the thermal dissipation of the package.
The heat sink manufacturers have thoroughly characterized their heat sinks for TO-220 packages. For these packages, you can choose either a clip-on or screw-mount heat sink. The clip-on heat sinks offer the lowest labor cost to mount, but they can attain only about a $15^{\circ}$ to $30^{\circ} \mathrm{C} / \mathrm{W}$ case-to-ambient thermal coefficient. Alternatively, screw-mount types can reach a $5^{\circ}$ to $10^{\circ} \mathrm{C} / \mathrm{W}$ case-to-ambient thermal coefficient. The following Thermalloy part numbers are examples of each mounting option.

| Heat-Sink Style | Thermalloy No. | ${ }^{\theta_{\text {CA }}}$ |
| :--- | :---: | :---: |
| Clip on | 6045 | $30^{\circ} \mathrm{C} / \mathrm{W}$ |
| Screw mount | 6099 B | $12^{\circ} \mathrm{C} / \mathrm{W}$ |

Most data sheets give the worst-case thermal resistance coefficients of TO-220, DIP, and SO packages. That is, the packages are characterized in free air, and the thermal resistance coefficients do not take into account the heatsinking effect of the PC board. Table D1 gives a more
reasonable junction-to-ambient thermal resistance for the various package types. Note that one square inch of PC board copper area was used to make these measurements. Additional copper area will lower the thermal resistance further.

| Package Style | $\theta_{\mathrm{JA}}$ |
| :--- | :---: |
| TO-220 | $50^{\circ} \mathrm{C} / \mathrm{W}$ |
| TO-263 | $50^{\circ} \mathrm{C} / \mathrm{W}$ |
| 8-Pin DIP | $90^{\circ} \mathrm{C} / \mathrm{W}$ |
| $16-$ Pin SO | $100^{\circ} \mathrm{C} / \mathrm{W}$ |

## Table D1. Package Thermal Coefficients ( $1 \mathrm{in}^{2} \mathrm{Cu}$ )

The numbers in Table C1 are a good starting point to determine the IC's junction temperature rise, but they can vary widely. Many factors affect these numbers, including PC board size and thickness as well as the number of layers, copper area, and copper thickness. Furthermore, a component like the diode or inductor can either heat up the IC or act as a heat sink.
For best thermal performance use as much copper as possible. Every pin should have a generous amount of PC board copper, especially the ground (GND) and input pin (VIN). One exception to this rule is the switch pin (SW), which should be designed just wide enough to handle the switch current, minimizing the radiated EMI. Copper provides the best transfer of heat to the surrounding area. Even double-sided or multilayered boards help in removing the heat from the IC.

## Appendix E

## Suggested PC Board Layouts

To achieve proper performance, printed circuit (PC) board layouts are provided for the various IC package types. Poor PC board layout can have dramatic effects on the operation of a power supply. Reduced efficiency, increased EMI, and spurious oscillations are just some of the results of a poor layout. Here are a few recommendations that should be followed:

1) The inductor, filter capacitors, diode, and IC should be physically close to one another and on the same side of the PC board. Keep the trace length between these components below 0.25 inches.
2) All the high-current traces must be on the same PC board layer. Do not use vias to connect the power traces.
3) Use a single-point ground, not a ground plane.
4) For the adjustable parts, connect the center tap of the voltage divider network (R1, R2 in Figure 15a) as close to the feedback pin as possible. Stray capacitance and pickup on this node can cause erratic switching behavior.
5) Connect the ground return of the divider network as close to the ground pin as possible. Bizarre switching action can occur if the ground is returned through a high-current path.

In 95 percent of the cases where a power supply is malfunctioning, the cause is more than likely that the inductor is physically too small rather than poor PC board layout.

The inductor is a power component and is selected based upon its value and current rating. An inductor's currenthandling capability is directly related to its physical size. A physically large inductor can handle higher peak currents than a small one of the same value. Just like a $10 \Omega$, 10 W resistor can handle more current than a $10 \Omega, 1 / 4 \mathrm{~W}$ resistor. A $100 \mu \mathrm{H}, 3 \mathrm{~A}$ inductor should be at least the size of your thumb. If it is not, its value can rapidly decrease or even go to zero (saturate the core) when operated beyond its rated limit. When this occurs, the DC-DC converter can exhibit erratic behavior.

Figure 1.
MIC4574-5.0BWM
14-lead SOIC (Layout for Figure 18a)


Solder Side


Silk Screen


Component Side

Figure 2. MIC4574-5.0BN 8-pin DIP (Layout for Figure 4a)


Solder Side


Silk Screen


Component Side

Figure 3.
MIC4575-5.0BT/MIC4576-5.0BT
5-lead TO-220
(Layout for Figure 9a)


Solder Side


Silk Screen


Component Side

Figure 4.
MIC4575-5.0BU/MIC4576-5.0BU
5-lead TO-263
(Layout for Figure 22a)


Solder Side


Silk Screen


Component Side

## Appendix F

## Manufacturer's Distributors List

Micrel provides this list of distributors to make it easier for you to acquire components. An attempt has been made to ensure that the information is accurate; however, this list is subject to change without notice.

Coiltronics Distributors

## Armor Electronics (North-East Area)

1055 East Street
Tweksbury, MA 01876
Tel: (508) 640-1499
Fax: (506) 640-1570
Component Distributors Inc. (Alabama Area)
908 B Merchant Walk
Huntsville, AL 35801
Tel: (800) 888-0331
Tel: (205) 536-8850
Fax: (800) 808-2067
Fax: (205) 533-3919

## (Georgia Area)

5950 Crooked Creek Road

## Suite 150

Norcross, GA 30092
Tel: (800) 874-7029
Tel: (770) 441-3320
Fax: (770) 449-1712

## (Texas Area)

710 East Park Blvd.
Suite 108
Plano, TX 75074
Tel: (800) 848-4234
Tel: (214) 578-2644
Fax: (214) 578-2208
(Colorado Area)
3979 East Arapahoe Road
Suite 102, Bidg. 1
Littleton, CO 80122
Tel: (800) 551-7357
Tel: (303) 770-6214
Fax: (303) 770-6057
(Florida Area)
2510 Kirby Ave. N.E.
Suite 109
Palm Bay, FL 32905
Tel: (800) 558-2351
Tel: (407) 724-9910
Fax: (800) 292-6579
Fax: (407) 729-6579
(Virginia Area)
1111 Knoll Mist Lane
Gaitherburg, MD 20879
Tel: (800) 293-2080
Tel: (301) 527-0113
Fax: (301) 527-0115

## (California Area)

1028 Opal Street
San Diego, CA 92109
Tel: (800) 372-1580
Tel: (619) 272-1580
Fax: (619) 272-2362

## Bravo Electronics (West Coast Area)

610 Palomar Ave.
Sunnyvale, CA 94086-2913
Tel: (800) 392-6318
Tel: (408) 733-9090
Fax: (408) 733-8555
Alcom Electronics (Belgium)
Singel 3
2550 Kontich
Tel: + 32 (34) 58.30.33
Fax: + 32 (34) 58.31.26
E V Johanssen Electronik (Denmark)
Titangade 15
2200 Copenhagen N
Tel: + 4535869022
Fax: + 4535869000
Hy-Line Power Components (Germany)
Inseklammerstr. 10
82008 Unterhaching
Tel: + 49 (89) 6149010
Fax: + 49 (89) 6140960
Metl (United Kingdom)
Countax House
Haseley Trading Estate
Stadhampton Road
Great Haseley
Oxford OX44 7PF
Tel: + 44 (1844) 278781
Fax: + 44 (1844) 278746
Westech Electronics (Pte.), Ltd. (Singapore)
12 Lorong Bakar BATU \#05-07
Kolam Ayer Industrial Park
Singapore 1334
Tel: + 657436355
Fax: + 657461396

## TCE Sel (Italy)

Nia Trento 59
20021 Ospiate Di Bollate
Milano
Tel: + 39 (2) 3501203
Tel: + 39 (2) 3501205
Fax: + 39 (2) 3501924
Tritech Ltd. (Israel)
4, Ha'Yetzira St.
P.O. Box 2436

43100 Ra'Anana
Tel: +972 (9) 917277
Fax: +972 (9) 982616


## Application Hint 11

## 500kHz 30W Off-Line Switching Power Supply

by George Hall

## Circuit Description

## Line Input

Alternating line voltage is rectified by D1 and filtered by C1 to provide a dc bus voltage for the main transformer T1 and MIC38HC43 controller IC1.
Thermistor RT1 limits the in-rush current to C1, protecting D1, and reducing the chance of an unacceptable momentary voltage drop on the ac input line during turn-on.

## PWM Operation

Resistors R1 and R2 charge C2 until its voltage exceeds the UVLO (undervoltage lockout) of IC1 which causes output drive to be applied to Q1. This lowers Q1's drain voltage and charges T1's primary until the current sense voltage at pin 3 of IC1 exceeds 1V. IC1 then removes drive from Q1.
With Q1 off, T1 discharges into both the output (T1 pins 7,8 and 5,6 ) and tertiary ( T 1 pins 3 and 4 ) circuits and causes

Q1's drain voltage to rise above C1's voltage. IC1 voltage is now supplied from the low impedance winding of T1 (pins 3 and 4).
The output voltage rises until IC2's reference voltage reaches approximately 2.5 V where it begins drawing current through the diode of optocoupler IC3. IC3's detector transistor conducts, raising the voltage on pin 2 of IC1. When the output voltage equals 5 V , pin 2 of IC 1 will be 2.5 V and current mode PWM operation will regulate the output precisely over varying line and load changes. R14 and C11 provide stability compensation for IC2.

## Q1 Protection

Components D2, C3, and R9 protect Q1 from avalanche breakdown and possible destruction by clamping the leakage inductance spike to a safe level. C6 and R10 suppress parasitic oscillations from D6.


500kHz 30W Off-Line Switching Power Supply

## EMI Filter

Electromagnetic interference feedback into the ac input line from the operation of switched mode power supplies requires EMI filtering to comply with national and international standards. Use these standards to determine the acceptable levels of line conducted emissions for the specific application and location.
EMI filtering may be simplified by procuring several packaged EMI filters from a reputable source. Select the appropriate filter by EMI measurement. Include the selected filter in the final design or substitute the individual components (from the filter's parts list). Printed circuit board layout and component placement will affect conducted emissions. If you are not qualified in the this area consult an expert.

## Circuit Layout

Care should be taken when designing high frequency converters to avoid capacitive and inductive coupling of the switching waveform into high impedance circuitry such as the error amplifier, oscillator, and current sense amplifier. Avoid long printed circuit traces and component lead lengths. Locate oscillator and compensation circuitry near the IC. Use high frequency decoupling capacitors on $\mathrm{V}_{\text {REF }}$ and, if necessary, on $V_{D D}$. Return high di/dt currents directly to the source and use large area ground planes where possible.

## Safety

Always proceed with caution when working on off-line supplies as lethal voltages are present. Never work on the supply without someone nearby who is aware of the hazards and can take steps to avoid serious injury to yourself in the event of an accident.

## Block Diagram



* MICx8C42, 43 / MICx8HC42, 43
† MICx8C44, 45 / MICx8HC44, 45


## Pin Configurations

Also available in 8 -pin and 14-pin SOIC packages.

## Application Hint 12

## Designing with the MIC3832/3833

## by Kevin Lynn

## Introduction

The MIC3832 and MIC3833 are PWM (pulse-width modulation) switching regulator controllers optimized for current-fed topology power supplies. Most PWM power supplies are designed using a constant voltage input, varying the on-time of a power switch to control the output voltage. A capacitor across the input provides a low impedance voltage-fed source. If a PWM power supply has an inductor in series with the input, with no parallel capacitor on the load side, abrupt changes in average input current are impeded. This is the current-fed topology.
Current-fed systems are inherently safer and more efficient than voltage-fed topologies, since a controlled current source feeds a push-pull or bridge driven transformer. Stresses on power transistors are greatly reduced, since the voltage-fed problems of transformer saturation, dead-time conduction and power switch cross-conduction are eliminated. Frequency compensation is also simplified.
In the case of push-pull or H-bridge power output stages, a current-fed system may simplify circuit design by removing the necessity for a dead-time or other means of preventing cross-conduction or shoot-through current in the power switches.

## Buck Derived Current-Fed

Placing a PWM buck (step-down) regulator at the input of a push-pull power stage allows the power switches to be optimized for highest efficiency. The PWM buck switch is rated for the highest input voltage, while the push-pull switches are rated for double the regulated PWM output, which is the primary voltage of the transformer. This topology is ideal for designing off-line power supplies, with wide input voltage ranges, above 100W. No capacitor is used at the output of the buck regulator stage, allowing the input inductor to swing to ground during push-pull cross-conduction periods.


Figure 1. Current-Fed Push-Pull Topology

Micrel has combined a 500 kHz current-mode PWM controller and FET driver with a synchronized pair of slightly overlapping push-pull FET drivers, a 5 V reference and overcurrent shutdown to provide a single device which can control 30 to 300W dc-to-dc or line powered supplies. The MIC3832/3 family provides an integrated solution for current-fed topologies, eliminating the need for separate flip-flops and external drivers for bipolar or power FET switching transistors. The MIC3832 has a 15.9 V startup, operating down to a minimum of 9.8 V , while the MIC3833 starts above 8.3 V and operates down to 7.8 V .
The circuit's three totem-pole output stages are each capable of providing up to one ampere peak current to drive the external power switch transistors of high power push-pull or bridge switching voltage regulators. One stage provides a controlled current-mode PWM output, up to 500 kHz , configured to drive a buck-type regulator. A pair of matched bipolar drivers provides slightly overlapping outputs with $50 \%$ duty cycle and no dead-time. These two stages, $Q$ and $\bar{Q}$, are designed to drive the power switch transistors of a push-pull or bridge transformer with one or more secondary windings. The MIC3832 and MIC3833 divide the PWM frequency by 2, permitting synchronized zero dead-time drive of 250 kHz transformer magnetics. Current-fed regulators do not have output inductor filters, simplifying parallel connection for distributed power applications. They also do not have a filter capacitor at the output of the PWM section, further reducing parts count.
Other key features include programmable front-edge blanking, programmable soft-start, and overcurrent shutdown. Voltage-mode control may be provided if desired. An internal 21 V zener diode clamps the device input voltage.


Figure 2. Current-Fed Multiple Output Topology

## Practical Considerations <br> EMI

The magnitude of EMI (electro-magnetic interference) generated by an SMPS (switch-mode power supply) is generally proportional to the peak current spikes. Cross-conduction in a voltage-fed design causes fast high-current spikes at double the clock frequency, radiating EMI and heating the switches. For the same output power, a push-pull or dual forward topology should produce less EMI than a flyback or forward converter.

## Layout

High frequency circuits are very sensitive to layout and grounding. Switch-mode power supplies have fast rise-time voltage and current spikes which are easily coupled to nearby circuit traces or elements. Measurements are complicated by pickup of radiated energy by test leads and probes, especially ground wires.
Do not use solderless breadboards as a prototyping tool. The distributed capacitance of the parallel multiple connection strip rows makes them impractical for designs operating above audio frequencies.
Likewise, the switching elements (FETs or power transistors) should be kept very close to the drive outputs. Stray capacitance/inductances can cause undue noise on the switching waveforms. Oscillator and loop compensation components should be kept as close to the pins as possible.

## Grounding

A single-point ground system should be used. Pin 1 (GND) of the IC should have a very short connection to all waveshaping and voltage reference components, such as $\mathrm{R}_{\mathrm{T}}, \mathrm{C}_{\mathrm{T}}$, and the error amplifier. All high current-carrying traces should be made as short, straight and wide as possible, routed directly to the negative terminal of the input filter capacitor, located near pin 1.
All components should be mounted as close to the circuit board, laying flat if possible. A ground plane on the component side should reduce coupling, while a ground plane on the solder side may use guard rings to isolate components.

## Frequency

Raising the switching frequency directly reduces the required inductance, which is a function of the number of inductor turns squared. Quadrupling the frequency reduces the turns count by two, which may not have a great effect on inductor size, but does simplify winding.

## Turn-On and Turn-Off Switching Losses

Fast turn-on losses include charging the gate capacitance of the power MOSFETs, and are limited by series and leakage inductance. Fast turn-off losses include discharging the gate capacitance and spikes caused by series and leakage inductance field collapse. A small resistor in series with each MOSFET gate may reduce both losses by slowing the turnon and turn-off times. Layered and bifilar winding techniques can reduce leakage inductance in inductors, while balanced push-pull windings equalize current flow.

## Rectifiers

At faster switching speeds the reverse recovery time of rectifier diodes is a major limitation. Schottky Barrier diodes (1N5817-22, 11DQ03-09, UF4001-7, etc.) have good recovery times and low forward drop, but are generally limited to below 60V. Fast Recovery Rectifiers (1N 4933-37, FR301307, etc.) have higher breakdown voltage, with higher forward drop. High speed signal diodes (1N914, 1N4148) may be used for medium voltage, low current applications, such as spike clamping, if their peak current ratings are not exceeded. Do not use standard rectifier diodes (e.g.,1N4001-7) above 200Hz.

## Bypassing

Proper bypassing is essential. In addition to the chosen bootstrap capacitor, a $0.1 \mu \mathrm{~F}$ ceramic disc capacitor should be used both between $\mathrm{V}_{\mathrm{DD}}$ and ground, and $\mathrm{V}_{\text {REF }}$ and ground. The additional bypassing of $\mathrm{V}_{\text {REF }}$ ensures less noisy operation of the error amplifier, and gives better regulation as a result.

## Component Choice

Switching regulator systems as a rule are very sensitive to component quality. The oscillator components, $\mathrm{C}_{\mathrm{T}}$ and $\mathrm{R}_{\mathrm{T}}$, require careful attention. R.F. capacitors such as silver mica, glass, polystyrene, or COG ceramics are recommended. High K ceramic capacitors should not be used.
Careful attention to the SOA (safe operating area) curves of the chosen power FETs will pay off in increased reliability. It is important to make sure that inductive spikes do not create conditions that exceed the SOA of these devices. If a P-channel FET is used as the main switching element, be sure to accommodate the higher dissipation [due to higher $\left.R_{\mathrm{DS}(o n)}\right]$ by using adequate heat sinks.
Inductors and transformers should be carefully designed following either magnetics texts or manufacturer instructions. Careful attention should be paid to core size so that saturation of the core doesn't occur. Losses should be minimized by using appropriate wire type and size (litz wire or copper foil minimizes skin effects at high frequency) and winding the cores tightly.
If low cost powdered iron cores are used for, calculate the thermal characteristics. They can get quite hot and can cause temperature coefficient related parameter shifts in other parts of the circuit.
Gapping of the cores during prototyping should always be done using spacers, since hand grinding can be inaccurate and lead to shifts in material properties. The push-pull transformer is ungapped.
Output capacitor quality is crucial to the stability and output ripple of the completed supply. The critical parameter to be minimized is the ESR (equivalent series resistance).
This can be minimized by paralleling several types of capacitors (all become series resonant at different frequencies), using a special low ESR aluminum electrolytic (available from Nichicon, United Chemicon, and Panasonic), using a very large aluminum electrolytic (ESR varies inversely with size), or using a new polymeric capacitor available from Sanyo; the Oscon series (max. value $=220 \mu \mathrm{~F}$ ).

## Features

## Max. Duty Cycle/Soft Start

This pin provides a double function, both as an input for the max duty cycle limiting voltage and for the soft start capacitor, so it must be handled with care. The NPN pull down for soft start or overcurrent shutdown is located on this pin; if turned on it will pull down the output and effectively turn off the part. It will draw several mA in this state. For this reason (and to prevent the max. duty cycle from being $0 \%!$ !, this pin cannot be allowed to float. It must be tied to a non-zero voltage through a pull-up resistor ( 5 V and up gives $100 \%$ max. duty cycle). The main use of this function is to provide a fail-safe to keep a current mode power supply below $50 \%$ duty cycle (to prevent the well-known subharmonic oscillation problem from occurring). It is important that a well designed compensation network also be in place, as this limiting point will vary quite a bit over temperature.
Soft start prevents damage to the system by starting the MIC3832/3 slowly after an overcurrent condition has happened. It is only operative if the shutdown pin is used; if current mode control is used, both the shutdown and current mode ramp pins should be connected to the external sense resistor. The time constant is set by $\mathrm{R}_{T H} \mathrm{C}$, where $\mathrm{R}_{T H}$ is the Thevenin equivalent resistance seen by this pin, and $C$ is the capacitor placed from this pin to ground. To prevent interaction effects with the front edge blanking feature, this capacitor should be larger by $1.5 \times$ than the front edge blanking capacitor.

## Current Limit/Shutdown

If current mode control is used, cycle-by-cycle current limiting is a fringe benefit. It should be noted that the MIC3832/3 family has a higher threshold than most: 3.5 V ( $1.5 \mathrm{~V}+$ error amplifier output). If voltage mode control is used, then the shutdown pin is tied to an external sense resistor to provide a one time current shutdown (not cycle-by-cycle). The threshold is 1.0 V for current limiting, and 1.25 V for a full shutdown. If current mode control is used and no soft start function is desired, then the overcurrent shutdown pin must be tied to ground. Letting it float will lead to noise induced shutdowns.

## Voltage Reference

The 5 V bandgap, trimmed to $2 \%$ accuracy, is available as a source to power the soft start/max. duty cycle pin, front edge blanking pin, and positive error amplifier input. Even though the short circuit current is 60 mA typical, it is important to keep from pulling down the reference. Larger resistance values (10k and up) should be used for pull-ups and voltage division from this pin.

## Error Amplifier

The error amplifier of the MIC3832/3 is extremely sensitive; all components used should be tied as closely as possible to the error amplifier pins. As it has a very high open loop gain, $\sim 95 \mathrm{~dB}$, the compensation network gain should be kept lower.

It also has an open loop pole at around 110 Hz that should be taken into account in designing any stability network. Bandwidth is around 5 MHz . If common mode range is exceeded, the polarity of the inputs may reverse.
A good rule of thumb for stability networks is to keep the unity gain crossover point from $1 / 5$ to $1 / 6$ of the switching frequency, and to keep the phase margin above $45^{\circ}$.

## Design Example

## 100kHz Current-Fed Converter

A 5V, 20A max dc-to-dc converter was designed using the current fed push-pull configuration for increased safety and reduced size/transformer core area.
The input is an unregulated 14 V to 32 V dc supply, such as is commonly found in aircraft environments. This supply is fed to an MIC2951 low drop out regulator which acts as a housekeeping supply; supplying a steady, well regulated 12 V to the MIC3833.
The main PWM switching element is an IRF540, with gate drive provided by transformer T1. The two $50 \%$ duty cycle outputs each drive an IRF540 directly, which in turn drive their respective sides of T2's center tapped primary. The 1N6291A is a transzorb used to protect the FETs from spikes generated by the transformer.
Current mode control was chosen to simplify the stability analysis; with the $0.2 \Omega 5 \mathrm{~W}$ resistor being used as the sensing element. As the maximum duty cycle at light loads is greater than $50 \%$, the well characterized problem of subharmonic oscillations found when using current mode control was evident. A ramp was introduced at the sensing element to correct this; the $10 \mathrm{k} \Omega$ and $470 \mathrm{k} \Omega$ divider from the oscillator (ramp source) to the sensing element provide the proper slope. As a large resistor value was chosen on the oscillator pin, no buffering was necessary.
Four inexpensive capacitors were paralleled to lower ESR to an acceptable level of $80 \mathrm{~m} \Omega$ without adding too much size or cost.
Error amp compensation was performed using a simple leadlag network. As current mode control was used, there was no need to compensate the LC filter pole.
A voltage of 2.5 V derived from the reference was fed to the Max. duty cycle pin to provide a failsafe. This prevents the PWM out from attaining greater than $75 \%$ duty cycle.
Soft start was also implemented to allow slow turn-on in the event of a short circuit.
All magnetics were chosen to minimize losses at 100 kHz . T2 and L1 were wound using Seimen's new N87 material, and T1 using Magnetics Inc's P-type material. T2 and L1 were made using Seimen's new EFD core and bobbin assemblies, which were designed to reduce the height/form factor of the finished supply. T1 is a simple toroid.


Figure 3. 100W Current-Fed Push-Pull DC-to-DC Converter

## Magnetics Design

T1: Magnetics Inc \# 41303 - TC, P material, Primary = 26 turns 30 gauge wire, Secondary = 26 turns 30 gauge wire
T2: Seimen's EFD40, N87 material. Primary = 20 turns 20 gauge wire, Secondary = 10 turns trifilar wound 20 gauge wire. Both are center tapped
L1: Seimen's EFD30, N87 material. 13 turns 20 gauge wire. Gap for $20 \mu \mathrm{H}$


## Application Hint 14

## Current-Fed Push-Pull SMPS using the MIC3833

## Introduction

Most DC-DC and off-line converters have utilized the voltage fed transformer approach to convert input voltages to useful output voltages. Transformer saturation (flux imbalance) in push-pull and bridge type topologies was of concern as it could lead to catastrophic switch failure. Additional circuitry was required to correct transformer flux imbalances by enforcing constant volt-seconds across the transformer primary.
Current mode controllers with their inherent cycle-by-cycle current limiting monitor and compensate for flux imbalances but are still a voltage-fed topology. They remain candidates for switch failure due to the low impedance voltage source. The use of current-fed topologies reduces or eliminates switch failures.

## Theory

Figure 1 shows the basic elements of a typical current-fed push-pull topology. Variable duty cycle pulses are applied to S1 forcing a current to be fed to T1. The duty cycle is controlled to provide an average voltage to T1's center tap. S2 and S3 are operating $180^{\circ}$ out of phase with each other and at one-half S1's frequency. The average voltage from the primary of T1 is transformed to the secondary voltage required by the output section.
Line and load changes to the output(s) are monitored and used to adjust S 1 's duty cycle to maintain a steady output voltage. Output inductors are not needed (a cost savings) since filtering is accomplished by the input inductor.

## Advantages

## Reliability

Current fed topologies deliver current from a high impedance source, inductor L1, to the main transformer T1. The high source impedance makes destruction of the switches unlikely even with a transformer flux imbalance.

## Transformer Utilization

The main transformer is $100 \%$ utilized (no dead-time) which gives multiple output designs excellent cross regulation from master to slaves. This simplifies or eliminates the need for post regulation schemes.

## Reduced Parts Count

Since the buck inductor is in the primary, the output rectifiers do not support inductor current during the dead-time normally associated with voltage-fed designs. This means the inverter switches (S2 and S3) do not experience the high initial current spike required to suppress the output inductor current flowing in the rectifiers. Also since there is no output inductor current flowing in the output rectifiers there is no leakage energy stored in the output winding. This means that snubbers are not required (a cost savings) to protect the output rectifiers.

## The Micrel MIC383x Family

Micrel Semiconductor has introduced a family of current-fed controllers which can operate in current or voltage mode. This single IC controller can operate up to 500 kHz and supplies 1 amp of drive current on both the $\bar{Q}$ and PWM drive outputs. Cycle-by-cycle current limiting, front edge blanking, soft start, shutdown, maximum duty cycle programming, and external synchronization have been incorporated. All error amplifier connections and a $5 \mathrm{~V} \pm 2 \%$ reference are made available.


Figure 1. Basic Elements of a Current-Fed Push-Pull Topology

## Section 5: MOSFET Drivers

MOSFET Driver Selection Guide ..... 5-2
MIC426/427/428 Dual 1.5A-Peak Low-Side MOSFET Driver ..... 5-9
MIC1426/1427/1428 Dual 1.2A-Peak Low-Side MOSFET Driver ..... 5-17
MIC4416/4417 IttyBitty ${ }^{\text {TM }}$ Low-Side MOSFET Driver ..... 5-23
MIC4420/4429/429 6A-Peak Low-Side MOSFET Driver ..... 5-32
MIC4421/4422 9A-Peak Low-Side MOSFET Driver ..... 5-42
MIC4423/4424/4425 Dual 3A-Peak Low-Side MOSFET Driver ..... 5-52
MIC4426/4427/4428 Dual 1.5A-Peak Low-Side MOSFET Driver ..... 5-63
MIC4451/4452 12A-Peak Low-Side MOSFET Driver ..... 5-70
MIC4467/4468/4469 Quad 1.2A-Peak Low-Side MOSFET Driver ..... 5-80
MIC5010 Full-Featured High- or Low-Side MOSFET Driver ..... 5-87
MIC5011 Minimum Parts High- or Low-Side MOSFET Driver ..... 5-103
MIC5012 Dual High- or Low-Side MOSFET Driver ..... 5-114
MIC5013 Protected High- or Low-Side MOSFET Driver ..... 5-123
MIC5014/5015 Low-Cost High- or Low-Side MOSFET Driver ..... 5-137
MIC5016/5017 Low-Cost Dual High- or Low-Side MOSFET Driver ..... 5-146
MIC5018 IttyBitty ${ }^{\text {TM }}$ High-Side MOSFET Driver ..... 5-155
MIC5020 Current-Sensing Low-Side MOSFET Driver ..... 5-162
MIC5021 High-Speed High-Side MOSFET Driver ..... 5-169
MIC5022 Half-Bridge MOSFET Driver ..... 5-178
MIC5031 High-Speed High-Side MOSFET Driver ..... 5-187
Application Note 1: MIC5011 Design Techniques ..... 5-193
Application Note 3: Driving Halogen Lamps ..... 5-197
Application Note 4: Using the MIC5010 Family in Automobile Alarm Systems ..... 5-202
Application Note 5: Solid State Circuit Breakers ..... 5-206
Application Hint 5: Logic Controlled Power Switch ..... 5-213
Application Hint 9: Low Voltage Operation of the MIC5014 Family ..... 5-216

| Device | Function | Type | Logic | Peak Output | Output Impedance | On-Delay | Supply Voltage | Package | Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MIC426 | Low-Side Driver | Dual | Inverting | 1.5A | $6 \Omega$ | 30ns into $1,000 \mathrm{pF}$ | 4.5 V to 18V | SOIC-8L CerDIP-8L PDIP-8L | Drives hex 0-hex 3 size MOSFET: 400 pF to $3,000 \mathrm{pF}$ |
| MIC427 | Low-Side Driver | Dual | Noninverting |  | $6 \Omega$ | 30ns into <br> $1,000 \mathrm{pF}$ | 4.5 V to 18 V | CerDIP-8L | Drives hex 0-hex 3 size <br> MOSFET: 400 pF to $3,000 \mathrm{pF}$ |
| MIC428 | Low-Side Driver | Dual | Inverting + Noninverting | 1.5A | $6 \Omega$ | $\begin{aligned} & 30 \mathrm{~ns} \text { into } \\ & 1,000 \mathrm{pF} \end{aligned}$ | 4.5 V to 18 V | CerDIP-8L | Drives hex 0-hex 3 size MOSFET: 400 pF to $3,000 \mathrm{pF}$ |
| MIC1426 | Low-Side Driver | Dual | Inverting | 1.2A | $8 \Omega$ | 38ns into $1,000 \mathrm{pF}$ | 4.75 V to 16 V | SOIC-8L PDIP-8L | Drives hex 0-hex 3 size MOSFET: 400 pF to $3,000 \mathrm{pF}$ |
| MIC1427 | Low-Side Driver | Dual | Noninverting | 1.2A | $8 \Omega$ | 38ns into 1000pF | 4.75 V to 16 V | SOIC-8L PDIP-8L | Drives hex 0-hex 3 size <br> MOSFET: 400 pF to $3,000 \mathrm{pF}$ |
| MIC1428 | Low-Side Driver | Dual | Inverting + Noninverting | 1.2A | $8 \Omega$ | $\begin{aligned} & 38 \mathrm{~ns} \text { into } \\ & 1,000 \mathrm{pF} \end{aligned}$ | 4.75 V to 16 V | $\begin{aligned} & \text { SOIC-8L } \\ & \text { PDIP-8L } \\ & \hline \end{aligned}$ | Drives hex 0-hex 3 size MOSFET: 400pF to $3,000 \mathrm{pF}$ |
| MIC4416 | Low-Side Driver | Single | Noninverting | 1.2A | $3.5 \Omega$ | 37ns into <br> $1,000 \mathrm{pF}$ | 4.5 V to 18 V |  | IttyBitty ${ }^{\text {T }}$ device |
| MIC4417 | Low-Side Driver | Single | Inverting | 1.2A | $3.5 \Omega$ | 37ns into $1,000 \mathrm{pF}$ | 4.5 V to 18 V | SOT-143 | Itty Bitty ${ }^{\text {TM }}$ device |
| MIC4420 | Low-Side Driver | Single | Noninverting | 6A | $2.5 \Omega$ | 25ns into 2,500pF | $4.5 \mathrm{~V} \text { to } 18 \mathrm{~V}$ | SOIC-8L,MM8 ${ }^{\text {TM }}$ CerDIP-8L PDIP-8L TO-220-5L CerPak-10L | Drives hex 6-hex 7 size MOSFET: $1,500 \mathrm{pF}$ to $16,000 \mathrm{pF}$; Latch-up protected; input to -5 V |
| MIC4429 | Low-Side Driver | Single | Inverting | 6A | $2.5 \Omega$ | 25 ns into 2,500pF | $4.5 \mathrm{~V} \text { to } 18 \mathrm{~V}$ | $\begin{gathered} \text { SOIC-8L,MM8 } \\ \text { CerDIP-8L } \\ \text { PDIP-8L } \\ \text { TO-220-5L } \\ \text { CerPak-10L } \\ \hline \end{gathered}$ | Drives a hex 6 -hex 7 size MOSFET: $1,500 \mathrm{pF}$ to $16,000 \mathrm{pF}$; <br> Latch-up protected; input to -5 V |
| MIC4421 | Low-Side Driver | Single | Inverting | 9A | $1 \Omega$ | 25ns into 10,000pF | 4.5 V to 18 V | $\begin{gathered} \text { CerDIP-8L } \\ \text { PDIP-8L } \\ \text { TO-220-5L } \end{gathered}$ | Drives $1,500 \mathrm{pF}$ to $47,000 \mathrm{pF}$; <br> Latch-up protected; input to -5V |



| Device | Function | Type | Logic | Peak Output | Output Impedance | On-Delay | Supply Voltage | Package | Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MIC5010 | High- or Low-Side Driver | Single | Noninverting | - | - | 60 $\mu \mathrm{s}$ into 1 nF | 7 V to 32V | SOIC-14L PDIP-14L CerDIP-14L | Current sense, fault, external charge-pump capacitors (opt.), inhibit |
| MIC5011 | High- or Low-Side Driver | Single | Noninverting | - | - | 60 us into 1 nF | 4.5 V to 32 V | SOIC-8L PDIP-8L CerDIP-8L | External charge-pump capacitors (opt.) |
| MIC5012 | High- or Low-Side Driver | Dual | Noninverting | - | - | 60 $\mu \mathrm{s}$ into 1 nF | 4.75 V to 32 V | SOIC-16L PDIP-14L CerDIP-14L |  |
| MIC5013 | High- or Low-Side Driver | Single | Noninverting | - | - | $60 \mu \mathrm{~s}$ into 1 nF | 7 V to 32V | SOIC-8L <br> PDIP-8L <br> CerDIP-8L | Current sense, fault |
| MIC5014 | High- or Low-Side Driver | Single | Noninverting |  |  |  | 2.75 V to 30V | SOIC-8L PDIP-8L | Low cost |
| MIC5015 | $\begin{gathered} \text { High- or } \\ \text { Low-Side Driver } \end{gathered}$ | Single | Inverting | - | - | - | 2.75 V to 30 V | SOIC-8L PDIP-8L | Low cost |
| MIC5016 | High- or Low-Side Driver | Dual | Noninverting | - | - | - | 2.75 V to 30V | SOIC-16L PDIP-14L | Low cost |
| MIC5017 | $\begin{gathered} \text { High- or } \\ \text { Low-Side Driver } \\ \hline \end{gathered}$ | Dual | Inverting | - | - | - | 2.75 V to 30V | SOIC-16L <br> PDIP-14L | Low cost |
| MIC5018 | $\begin{gathered} \text { High- or } \\ \text { Low-Side Driver } \\ \hline \end{gathered}$ | Single | Noninverting | - | - | $\begin{gathered} \hline 2.1 \mathrm{~ms} \text { into } \\ 3,000 \mathrm{pF} \\ \hline \end{gathered}$ | 2.7 V to 9V | SOT-143 | Itty ${ }^{\text {Bitty }}{ }^{\text {TM }}$ device |
| MIC5020 | Complementary Low-Side Driver | Single | Noninverting | - | - | $\begin{aligned} & \text { 175ns into } \\ & 2,000 \mathrm{pF} \end{aligned}$ | 11 V to 50V | $\begin{gathered} \hline \text { SOIC-8L } \\ \text { PDIP-8L } \\ \text { CerDIP-8L } \\ \hline \end{gathered}$ | Complement to MIC5021 (similar performance), current sense ( 50 mV nominal) |
| MIC5021 | High-Speed High-Side Driver | Single | Noninverting | - | - | $\begin{aligned} & \hline \text { 550ns into } \\ & 2,000 \mathrm{pF} \end{aligned}$ | 12 V to 36V | $\begin{gathered} \hline \text { SOIC-8L } \\ \text { PDIP-8L } \\ \text { CerDIP-8L } \\ \hline \end{gathered}$ | Current sense ( 50 mV nominal) |
| MIC5022 | $\begin{gathered} \text { High-Speed } \\ \text { High- and } \\ \text { Low-Side Driver } \\ \hline \end{gathered}$ | Half-Bridge | Noninverting High-Side | - | - | $\begin{aligned} & \text { 500ns into } \\ & 1,000 \mathrm{pF} \end{aligned}$ | 12 V to 36V | $\begin{gathered} \text { SOIC-16L } \\ \text { PDIP-14 } \\ \text { CerDIP-14L } \\ \hline \end{gathered}$ | Current sense (50mV nominal) |
| MIC5031 | High-Speed High-Side Driver | Single | Noninverting | - | - | $\begin{aligned} & \hline \text { 420ns into } \\ & 1000 \mathrm{pF} \end{aligned}$ | 4.5 to 30V | SOIC-16L | Current sense across MOSFET, shutdown delay, overtemp., load dump, reverse battery, fault, near-zero current disable |

# Low-Side Driver Selection Guide 



1500pF to $62,000 \mathrm{pF}$

MIC4451/4452

- 12A Peak Output
- $0.8 \Omega$ Output Impedance
- 25 ns into $15,000 \mathrm{pF}$
- 4.5 V to 18 V Supply
- Latch-Up Protected
- Withstands 5V Negative Swing
- Surface Mount and High Power Package Available


MIC4452


1500 pF to $47,000 \mathrm{pF}$

MIC4421/4422

- 9A Peak Output
- $1.0 \Omega$ Output Impedance
- 25 ns into $10,000 \mathrm{pF}$
- 4.5 V to 18 V Supply
- Latch-Up Protected
- Withstands 5V Negative Swing
- Surface Mount and High Power Package Available


MIC4421

MIC4422


Drives a hex 6-hex 7 size
MOSFET: 1500pF to 16,000pF

MIC4420/4429

- 6A Peak Output
- $2.5 \Omega$ Output Impedance
- 4.5 V to 18 V Supply
- 25 ns into 2500 pF
- Latch-Up Protected
- Withstands 5V Negative Swing
- Surface Mount and High Power Package Available


MIC4420


Drives a hex 4-hex 5 size MOSFET: 6000pF to $12,000 \mathrm{pF}$

MIC4423/4424/4425

- 3A Peak Output
- $3.5 \Omega$ Output Impedance
- 25 ns into 1800 pF
- 4.5 V to 18 V Supply
- Latch-Up Protected
- Withstands 5V Negative Swing
- Surface Mount Available

MIC4426/4427/4428

- 1.5A Peak Output
- $7 \Omega$ Output Impedance
- 25 ns into 1000 pF
- 4.5 V to 18 V Supply
- Latch-Up Protected
- Withstands 5V Negative Swing
- Surface Mount Available


MIC4423

MIC4424

MIC4425


Drives a hex 0—hex 3 size MOSFET: 400pF to 3000pF

## Low-Side Driver <br> Selection Guide



Drives a hex 0—hex 3 size MOSFET: 400pF to 3000pF

MIC426/427/428

- 1.5A Peak Output
- $6 \Omega$ Output Impedance
- 30ns into 1000 pF
- 4.5 V to 18 V Supply
- Surface Mount Available

MIC1426/1427/1428

- 1.2A Peak Output
- $8 \Omega$ Output Impedance
- 35 ns into 1000 pF
- 4.75 V to 16 V Supply
- Low-Cost Driver
- Surface Mount Available

Drives a hex 0-hex 3 size
MOSFET: 400pF to 3000pF


MIC4416/4417

- IttyBitty ${ }^{\text {TM }}$ Low-Side Driver
- 1.2A Peak Output
- $3.5 \Omega$ Output Impedance
- 23ns into 1000pF
- 4.5 V to 18 V Supply
- Tiny SOT-143 Surface Mount Package


MIC4417

MIC4416


Drives a hex 0-hex 3 size
MOSFET: 400pF to 3000pF

MIC4467/4468/4469

- 1.2A Peak Output
- $10 \Omega$ Output Impedance
- 25ns into 470pF
- 4.5 V to 18 V Supply
- Latch-Up Protected
- Withstands 5V Negative Swing
- Surface Mount Available
- Three Logic Choices


MIC4467

MIC4468

MIC4469

## High-Side Driver Selection Guide



MIC5010

- $60 \mu$ into 1 nF
- 7 V to 32 V Supply
- Full-featured Driver
- Optional Speed-up Capacitors
- Internal Charge Pump
- Dynamic Sensing Threshold
- Surface Mount Available


## MIC5011

- $60 \mu$ s into 1 nF
- 4.5 V to 32 V Supply
- Minimum Parts Count
- Optional Speed-up Capacitors
- Internal Charge Pump

- Surface Mount Available



## High-Side Driver Selection Guide

MIC5016/5017


Push-Pull Driver


[^16]
## Dual 1.5A-Peak Low-Side MOSFET Driver

## Bipolar/CMOS/DMOS Process

## General Description

The MIC426/427/428 are dual high speed drivers. A TTL/ CMOS input voltage level is translated into an output voltage level swing equal to the supply. The DMOS output will be within 25 mV of ground or positive supply. Bipolar designs are capable of swinging only within 1 volt of the supply.

The low impedance high current driver outputs will swing a 1000 pF load 18 V in 30 ns . The unique current and voltage drive qualities make the MIC426/427/428 ideal power MOSFET drivers, line drivers, and dc-to-dc converter building blocks.

Input logic signals may equal the power supply voltage. Input current is a low $1 \mu \mathrm{~A}$ making direct interface to CMOS/bipolar switch-mode power supply control integrated circuits possible as well as open-collector analog comparators.

## Features

- High Speed Switching ( $C_{L}=1000 \mathrm{pF}$ ) .................. 30ns
- High Peak Output Current ....................................1.5A
- High Output Voltage Swing ........................ VS -25 mV

GND +25 mV

- Low Input Current (Logic "0" or "1") ....................... $1 \mu \mathrm{~A}$
- Low Equivalent Input Capacitance (typ) .................. 6pF
- TTL/CMOS Input Compatible
- Available in Inverting \& Non-Inverting Configurations
- Wide Operating Supply Voltage $\qquad$ 4.5 V to 18 V
- Low Power Consumption
$\qquad$
(Inputs Low) 0.4 mA
(Inputs High)
- Single Supply Operation
- Low Output Impedance (typ)
- Pin Out Equivalent to DS0026 \& MMH0026


## Pin Configuration



## Functional Diagram



Ground Unused Inputs

Quiescent power supply current is 8 mA maximum. The MIC426 requires $1 / 5$ the current of the pin compatible bipolar DS0026 device. This is important in dc-to-dc converter applications with power efficiency constraints and high frequency switch mode power supply applications. Quiescent current is typically

6 mA when driving a 1000 pF load 18 V at 100 kHz .
The inverting MIC426 driver is pin compatible with the bipolar DS0026 and MMH0026 devices. The MIC427 is non-inverting; the MIC428 contains an inverting and non-inverting driver.

## Ordering Information

| Part Number | Temperature Range | Package | Configuration |
| :--- | :---: | :---: | :---: |
| MIC426CM | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 8-pin SOIC | Dual Inverting |
| MIC426BM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |  |
| MIC426CN | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 8-pin plastic DIP | Dual Inverting |
| MIC426BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |  |
| MIC426AJ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-pin CerDIP | Dual Inverting |
| $5962-8850301 \mathrm{PA}^{1}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |  |
| $5962-8850302 \mathrm{PA}^{2}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-pin CerDIP | Dual Noninverting |
| $5962-8850303 \mathrm{PA}^{3}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-pin CerDIP | Noninverting + Inverting |

${ }^{1}$ Standard Military Drawing number for MIC426AJBQ
${ }^{2}$ Standard Military Drawing number for MIC427AJBQ
${ }^{3}$ Standard Military Drawing number for MIC428AJBQ

## Absolute Maximum Ratings (Notes 1, 2, and 3) <br> If Military/Aerospace specified devices are required, contact Micrel for availability and specifications.

| Supply Voltage | 20 V |
| :---: | :---: |
| Input Voltage Any Terminal | V S +0.3 V to GND -0.3 V |
| Maximum Chip Temperature | $150^{\circ} \mathrm{C}$ |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |
| Lead Temperature ( 10 sec ) | $300^{\circ} \mathrm{C}$ |
| Package Thermal Resistance |  |
| CerDIP $\mathrm{R}_{\text {өJ-A }}\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)$ | 100 |
| CerDIP R өJ-C $\left.^{( }{ }^{\circ} \mathrm{C} / \mathrm{W}\right)$ | 50 |
| PDIP R ${ }_{\text {日J-A }}\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)$ | 130 |
| PDIP $\mathrm{R}_{\text {өJ-C }}\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)$ | 42 |
| SOIC R $\mathrm{R}_{\text {JJ-A }}\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)$ | 120 |
| SOIC R $\mathrm{RJJ-C}^{\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)}$ | 75 |

Operating Temperature Range

C Version
B Version
A Version
$0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
$-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$

Electrical Characteristics: $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ with $4.5 \mathrm{~V} \leq \mathrm{V}_{S} \leq 18 \mathrm{~V}$ unless otherwise specified.

| No. | Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INPUT |  |  |  |  |  |  |  |
| 1 | $\mathrm{V}_{\mathrm{IH}}$ | Logic 1 Input Voltage |  | 2.4 | 1.4 |  | V |
| 2 | VIL | Logic 0 Input Voltage |  |  | 1.1 | 0.8 | V |
| 3 | IIN | Input Current | $0 \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\mathrm{S}}$ | -1 |  | 1 | $\mu \mathrm{A}$ |
| OUTPUT |  |  |  |  |  |  |  |
| 4 | $\mathrm{V}_{\mathrm{OH}}$ | High Output Voltage |  | $V_{S}-0.025$ |  |  | V |
| 5 | V OL | Low Output Voltage |  |  |  | 0.025 | V |
| 6 | Ro | Output Resistance | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=0.8 \mathrm{~V} \\ & \mathrm{I} \mathrm{OUT}=10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{S}}=18 \mathrm{~V} \end{aligned}$ |  | 6 | 15 | $\Omega$ |
| 7 | Ro | Output Resistance | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=2.4 \mathrm{~V} \\ & \mathrm{IOUT}=10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{S}}=18 \mathrm{~V} \end{aligned}$ |  | 6 | 10 | $\Omega$ |
| 8 | IPK | Peak Output Current |  |  | 1.5 |  | A |
| SWITCHING TIME |  |  |  |  |  |  |  |
| 9 | $\mathrm{T}_{\mathrm{R}}$ | Rise Time | Test Figures 1, 2 |  | 18 | 30 | ns |
| 10 | $\mathrm{T}_{\mathrm{F}}$ | Fall Time | Test Figures 1, 2 |  | 15 | 20 | ns |
| 11 | TD1 | Delay TIme | Test Figures 1, 2 |  | 17 | 40 | ns |
| 12 | TD2 | Delay Time | Test Figures 1, 2 |  | 23 | 75 | ns |
| POWER SUPPLY |  |  |  |  |  |  |  |
| 13 | Is | Power Supply Current | $\mathrm{V}_{\mathrm{IN}}=3.0 \mathrm{~V}$ (Both Inputs) |  | 1.4 | 8.0 | mA |
| 14 | Is | Power Supply Current | $\mathrm{V}_{\mathrm{IN}}=0.0 \mathrm{~V}$ (Both Inputs) |  | 0.18 | 0.4 | mA |

## Electrical Characteristics:

Over operating temperature range with $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}} \leq 18 \mathrm{~V}$ unless otherwise specified.

| No. | Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :--- | :--- | :--- | :--- | :--- | :--- | :---: | :---: |
| INPUT |  |  |  |  |  |  |  |
| 1 | $V_{I H}$ | Logic 1 Input Voltage |  | 2.4 | 1.5 |  | V |
| 2 | $\mathrm{~V}_{\mathrm{IL}}$ | Logic 0 Input Voltage |  |  | 1.0 | 0.8 | V |
| 3 | $\mathrm{I}_{\mathrm{IN}}$ | Input Current | $0 \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\mathrm{S}}$ | -10 |  | 10 | $\mu \mathrm{~A}$ |

## Electrical Characteristics:

Over operating temperature range with $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}} \leq 18 \mathrm{~V}$ unless otherwise specified (Continued).

| No. | Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OUTPUT |  |  |  |  |  |  |  |
| 4 | $\mathrm{V}_{\mathrm{OH}}$ | High Output Voltage |  | $\mathrm{V}_{\mathrm{S}}-0.025$ |  |  | V |
| 5 | VoL | Low Output Voltage |  |  |  | 0.025 | V |
| 6 | Ro | Output Resistance | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=0.8 \mathrm{~V} \\ & \mathrm{IOUT}=10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{S}}=18 \mathrm{~V} \end{aligned}$ |  | 8 | 20 | $\Omega$ |
| 7 | Ro | Output Resistance | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=2.4 \mathrm{~V} \\ & \mathrm{IOUT}=10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{S}}=18 \mathrm{~V} \end{aligned}$ |  | 10 | 15 | $\Omega$ |

## SWITCHING TIME

| 8 | $\mathrm{~T}_{\mathrm{R}}$ | Rise Time | Test Figures 1, 2 | 20 | 60 | ns |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :---: |
| 9 | $\mathrm{~T}_{\mathrm{F}}$ | Fall Time | Test Figures 1, 2 | 29 | 40 | ns |
| 10 | $\mathrm{~T}_{\mathrm{D} 1}$ | Delay Tlme | Test Figures 1, 2 | 19 | 60 | ns |
| 11 | $T_{D 2}$ | Delay Time | Test Figures 1, 2 | 27 | 120 | ns |

## POWER SUPPLY

| 12 | $I_{S}$ | Power Supply Current | $\mathrm{V}_{\mathrm{IN}}=3.0 \mathrm{~V}$ (Both Inputs) |  | 1.5 | 12.0 | mA |
| :---: | :---: | :--- | :--- | :--- | :--- | :---: | :---: |
| 13 | $I_{S}$ | Power Supply Current | $\mathrm{V}_{\mathrm{IN}}=0.0 \mathrm{~V}$ (Both Inputs) |  | 0.19 | 0.6 | mA |

Note 1: Functional operation above the absolute maximum stress ratings is not implied.
Note 2: Static sensitive device (above 2 kV ). Unused devices must be stored in conductive material to protect devices from static discharge and static fields.
Note 3: Switching times guaranteed by design.

## Switching Time Test Circuits



Figure 1. Inverting Driver Switching Time


Figure 2. Noninverting Driver Switching Time

## Typical Characteristic Curves



Delay Time vs. Temperature


Supply Current vs. Frequency


Delay Time vs. Supply Voltage


Supply Current vs.
Capacitive Load


High Output vs. Current


Rise and Fall Time vs. Temperature


Rise and Fall Time vs. Capacitive Load


Low Output vs. Current


## Typical Characteristic Curves (Continued)



## Supply Bypassing

Charging and discharging large capacitive loads quickly requires large currents. For example, changing a 1000pF load 18 volts in 25ns requires a 0.8A current from the device power supply.

To guarantee low supply impedance over a wide frequency range, a parallel capacitor combination is recommended for supply bypassing. Low inductance ceramic disk capacitors with short lead lengths (< 0.5 inch) should be used. A $4.7 \mu \mathrm{~F}$ solid tantalum capacitor in parallel with one or two $0.1 \mu \mathrm{~F}$ ceramic disk capacitors normally provides adequate bypassing.

## Grounding

The MIC426 and MIC428 contain inverting drivers. Ground potential drops developed in common ground impedances from input to output will appear as negative feedback and degrade switching speed characteristics.

Individual ground returns for the input and output circuits or a ground plane should be used.

## Input Stage

The input voltage level changes the no load or quiescent supply current. The N channel MOSFET input stage transistor drives a 2.5 mA current source load. With a logic " 1 " input, the maximum quiescent supply current is 8 mA . Logic " 0 " input level signals reduce quiescent current to $400 \mu \mathrm{~A}$ maximum. Minimum power dissipation occurs for logic "0" inputs for the MIC426/427/428; unused driver inputs must be grounded or tied to the positive supply.

The drivers are designed with 100 mV of hysteresis. This provides clean transitions and minimizes output stage current spiking when changing states. Input voltage thresholds are approximately 1.5 V making the device TTL compatible over the 4.5 V to 18 V operating supply range. Input current is less than $1 \mu \mathrm{~A}$ over this range.



The MIC426/427/428 may be directly driven by the TL494, SG1526/1527, SG1524, SE5560 and similar switch-mode power supply integrated circuits.

## Power Dissipation

The supply current vs. frequency and supply current vs. capacitive load characteristic curves will aid in performing power dissipation calculations.

The MIC426 CMOS drivers have greatly reduced quiescent dc power consumption. Maximum quiescent current is 8 mA compared to the DS0026 40 mA specification. For a 15 V supply, power dissipation is typically 40 mW .

Two other power dissipation components are:

- Output stage ac and dc load power.
- Transition state power.

Output stage power is:

$$
\begin{aligned}
P_{O} & =P_{D C}+P_{A C} \\
& =V_{O}\left(I_{D C}\right)+f C_{L} V_{S}^{2}
\end{aligned}
$$

Where: $\quad \mathrm{V}_{\mathrm{O}}=$ dc output voltage
IDC = dc output load current
$f=$ Switching frequency
$\mathrm{V}_{\mathrm{S}}=$ Supply voltage
In power MOSFET drive applications, the $P_{D C}$ term is negligible. MOSFET power transistors are high impedance, capacitive input devices. In applications where resistive loads or relays are driven, the $\mathrm{P}_{\mathrm{DC}}$ component will normally dominate.

The magnitude of $P_{A C}$ is readily estimated for several cases:
A. $1 . f=200 \mathrm{kHz}$
B. $1 . \mathrm{f}=200 \mathrm{kHz}$
2. $C_{L}=1000 \mathrm{pF}$
2. $C_{L}=1000 \mathrm{pF}$
3. $V_{S}=18 \mathrm{~V}$
3. $V_{S}=15 \mathrm{~V}$
4. $\mathrm{P}_{\mathrm{AC}}=65 \mathrm{~mW}$
4. $\mathrm{P}_{\mathrm{AC}}=45 \mathrm{~mW}$

During output level state changes, a current surge will flow through the series connected N - and P - channel output MOSFETs as one device is turning "ON" while the other is
turning "OFF." The current spike flows only during output transitions. The input levels should not be maintained between the logic " 0 " and logic " 1 " levels. Unused driver inputs must be tied to ground and not be allowed to float. Average
power dissipation will be reduced by minimizing input rise times. As shown in the characteristic curves, average supply current is frequency dependent.

## Voltage Doubler





MIC1426/1427/1428

## Dual 1.2A-Peak Low-Side MOSFET Driver

Bipolar/CMOS/DMOS Process

## General Description

The MIC1426/27/28 are a family of 1.2A dual high-speed drivers. They are ideal for high-volume OEM manufacturers, with latch-up protection, and ESD protection. BiCMOS/DMOS fabrication is used for low power consumption and high efficiency.

These devices are fabricated using an epitaxial layer to effectively short out the intrinsic parasitic transistor responsible for CMOS latch-up. They incorporate a number of other design and process refinements to increase their long-term reliability.
The MIC1426 is compatible with the bipolar DS0026, but only draws $1 / 5$ of the quiescent current. The MIC1426/27/28 are also compatible with the MIC426/27/28, but with 1.2 A peak output current rather than the 1.5A of the MIC426/27/28 devices.

The high-input impedance MIC1426/27/28 drivers are CMOS/ TTL input-compatible, do not require the speed-up needed by the bipolar devices, and can be directly driven by most PWM ICs.

This family of devices is available in inverting and noninverting versions. Specifications have been optimized to achieve low-cost and high-performance devices, well-suited for the high-volume manufacturer.

## Features

- Low Cost
- Latch-Up Protected: Will Withstand 500mA Reverse Output Current
- ESD Protected $\pm 2 \mathrm{kV}$
- High Peak Output Current 1.2A Peak
- High Capacitive Load Drive Capability $\qquad$ 1000pF in 35ns
- Wide Operating Range ............................ 4.75V to 16 V
- Low Delay Time

75ns Max

- Low Equivalent Input Capacitance (typ) .................. 6pF
- Logic Input Threshold Independent of Supply Voltage
- Output Voltage Swing to Within 25 mV of Ground or $\mathrm{V}_{\mathrm{S}}$
- Low Output Impedance


## Applications

- Power MOSFET Drivers
- Switched Mode Power Supplies
- Pulse Transformer Drive
- Small Motor Controls
- Print Head Drive


## Functional Diagram



Ground Unused Inputs

## Ordering Information

| Part No. | Temperature <br> Range | Package | Configuration |
| :--- | :---: | :--- | :--- |
| MIC1426CM | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ | 8-Pin SO | Dual-Inverting |
| MIC1426CN | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ | 8-Pin <br> Plastic DIP | Dual-Inverting |
| MIC1427CM | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ | 8-Pin SO | Dual <br> Non-Inverting |
| MIC1427CN | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ | 8-Pin <br> Plastic DIP | Dual <br> Non-Inverting |
| MIC1428CM | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ | 8-Pin SO | Inverting and <br> Non-Inverting |
| MIC1428CN | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ | 8-Pin <br> Plastic DIP | Inverting and <br> Non-Inverting |

## Test Circuits



Figure 1. Inverting Driver Switching Time

## Pin Configurations



NC = NO CONNECTION


Figure 2. Noninverting Driver Switching Time

Absolute Maximum Ratings (Notes 1, 2 and 3)

| Power Dissipation |  |
| :--- | ---: |
| Plastic DIP | 750 mW |
| SOIC | 830 mW |
| Derating Factor |  |
| Plastic DIP | $7.7 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |
| SOIC | $8.3 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |
| Supply Voltage | 18 V |

Input Voltage, Any Terminal $\quad \mathrm{V}_{\mathrm{S}}+0.3 \mathrm{~V}$ to $\mathrm{GND}-0.3 \mathrm{~V}$
Operating Temperature: C Version $\quad 0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
Maximum Chip Temperature $+150^{\circ} \mathrm{C}$
Storage Temperature $-55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Lead Temperature ( 10 sec ) $+300^{\circ} \mathrm{C}$
NOTES: 1. Functional operation above the absolute maximum stress ratings is not implied.
2. Static-sensitive device (above 2 kV ). Unused devices must be stored in conductive material to protect devices from static discharge.
3. Switching times guaranteed by design.

Electrical Characteristics: $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ with $4.75 \mathrm{~V}<\mathrm{V}_{\mathrm{S}}<16 \mathrm{~V}$ unless otherwise specified.

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INPUT |  |  |  |  |  |  |
| $\mathrm{V}_{1 \mathrm{H}}$ | Logic 1, Input Voltage |  | 3 | 1.4 |  | V |
| $\mathrm{V}_{\text {IL }}$ | Logic 0, Input Voltage |  |  | 1.1 | 0.8 | V |
| $\mathrm{I}_{\mathrm{IN}}$ | Input Current | $0 \mathrm{~V}<\mathrm{V}_{\text {IN }}<\mathrm{V}_{\text {S }}$ | -1 |  | 1 | $\mu \mathrm{A}$ |
| OUTPUT |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{OH}}$ | High Output Voltage | Test Figures 1 and 2 | $\mathrm{V}_{\mathrm{S}}-0.025$ |  |  | V |
| $\mathrm{V}_{\text {OL }}$ | Low Output Voltage | Test Figures 1 and 2 |  |  | 0.025 | V |
| $\mathrm{R}_{\mathrm{O}}$ | Output Resistance | $\begin{aligned} & \mathrm{V}_{\text {IN }}=0.8 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{OUT}}=10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{S}}=16 \mathrm{~V} \end{aligned}$ |  | 6 | 18 | $\Omega$ |
| $\mathrm{R}_{\mathrm{O}}$ | Output Resistance | $\begin{aligned} & \mathrm{V}_{\text {IN }}=3 \mathrm{~V} \\ & \mathrm{I}_{\text {OUT }}=10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{S}}=16 \mathrm{~V} \end{aligned}$ |  | 6 | 12 | $\Omega$ |
| $\mathrm{I}_{\text {PK }}$ | Peak Output Current |  |  | 1.5 |  | A |
| 1 | Latch-Up Current | Withstand Reverse Current | >500 |  |  | mA |

## SWITCHING TIME

| $t_{R}$ | Rise Time | Test Figures 1 and 2 |  | 18 | 35 | ns |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| $t_{F}$ | Fall Time | Test Figures 1 and 2 |  | 15 | 25 | ns |
| $\mathrm{t}_{\mathrm{D} 1}$ | Delay Time | Test Figures 1 and 2 |  | 17 | 75 | ns |
| $\mathrm{t}_{\mathrm{D} 2}$ | Delay Time | Test Figures 1 and 2 |  | 23 | 75 | ns |

POWER SUPPLY

| $I_{S}$ | Power Supply Current | $\mathrm{V}_{\mathbb{I}}=3 \mathrm{~V}$ (Both Inputs) |  | 1.4 | 9 | mA |
| :--- | :--- | :--- | :--- | :---: | :---: | :---: |
|  |  | $\mathrm{~V}_{\mathrm{IN}}=0 \mathrm{~V}$ (Both Inputs) |  | 0.18 | 0.5 | mA |

## Electrical Characteristics:

Over operating temperature range with $4.75 \mathrm{~V}<\mathrm{V}_{\mathrm{S}}<16 \mathrm{~V}$ unless otherwise specified.

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| INPUT |  |  |  |  |  |  |
| $V_{I H}$ | Logic 1, Input Voltage |  | 3 | 1.5 |  | V |
| $\mathrm{~V}_{\mathrm{IL}}$ | Logic 0, Input Voltage |  |  | 1.0 | 0.8 | V |
| $\mathrm{I}_{\mathrm{IN}}$ | Input Current | $0 \mathrm{~V}<\mathrm{V}_{\mathrm{IN}}<\mathrm{V}_{\mathrm{S}}$ | -10 |  | 10 | $\mu \mathrm{~A}$ |

## OUTPUT

| $\mathrm{V}_{\mathrm{OH}}$ | High Output Voltage | Test Figures 1 and 2 | $\mathrm{V}_{\mathrm{S}}-0.025$ |  |  | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OL}}$ | Low Output Voltage | Test Figures 1 and 2 |  |  | 0.025 | V |
| $\mathrm{R}_{\mathrm{O}}$ | Output Resistance | $\begin{aligned} & \mathrm{V}_{\text {IN }}=0.8 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{OUT}}=10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{S}}=16 \mathrm{~V} \end{aligned}$ |  | 8 | 23 | $\Omega$ |
| $\mathrm{R}_{\mathrm{O}}$ | Output Resistance | $\begin{aligned} & V_{\text {IN }}=3 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{OUT}}=10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{S}}=16 \mathrm{~V} \end{aligned}$ |  | 10 | 18 | $\Omega$ |
| I | Latch-Up Current | Withstand Reverse Current | >500 | 1.5 |  | mA |

SWITCHING TIME

| $\mathrm{t}_{\mathrm{R}}$ | Rise Time | Test Figures 1 and 2 |  | 20 | 60 | ns |
| :---: | :--- | :--- | :--- | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{F}}$ | Fall Time | Test Figures 1 and 2 |  | 29 | 40 | ns |
| $\mathrm{t}_{\mathrm{D} 1}$ | Delay Time | Test Figures 1 and 2 |  | 19 | 125 | ns |
| $\mathrm{t}_{\mathrm{D} 2}$ | Delay Time | Test Figures 1 and 2 |  | 27 | 125 | ns |

## POWER SUPPLY

| $I_{S}$ | Power Supply Current | $\mathrm{V}_{\mathrm{IN}}=3 V$ (Both Inputs) |  | 1.5 | 13 | mA |
| :--- | :--- | :--- | :--- | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{S}}$ | Power Supply Current | $\mathrm{V}_{\mathbb{I N}}=0 V$ (Both Inputs) |  | 0.19 | 0.7 | mA |

## Supply Bypassing

Large currents are required to charge and discharge large capacitive loads quickly. For example, changing a 1000pF load 16 V in 25 ns , requires a 0.8 A current from the device power supply.

To guarantee low supply impedance over a wide frequency range, a parallel capacitor combination is recommended for supply bypassing. Low-inductance ceramic MLC capacitors with short lead lengths ( $<0.5 \mathrm{in}$.) should be used. A $1.0 \mu \mathrm{~F}$ film capacitor in parallel with one or two $0.1 \mu \mathrm{~F}$ ceramic MLC capacitors normally provides adequate bypassing.

## Grounding

The MIC1426 and MIC1428 contain inverting drivers. Ground potential drops developed in common ground impedances from input to output will appear as negative feedback and degrade switching speed characteristics.

Individual ground returns for the input and output circuits or a ground plane should be used.

## Input Stage

The input voltage level changes the no-load or quiescent supply current. The N-channel MOSFET input stage transistor drives a 2.5 mA current source load. With a logic " 1 " input, the maximum quiescent supply current is 9 mA . Logic " 0 " input level signals reduce quiescent current to $500 \mu \mathrm{~A}$ maximum. Unused driver inputs must be connected to $\mathrm{V}_{\mathrm{S}}$ or GND. Minimum power dissipation occurs for logic "0" inputs for the MIC1426/27/28.
The drivers are designed with 100 mV of hysteresis. This provides clean transitions and minimizes output stage current spiking when changing states. Input voltage thresholds are approximately 1.5 V , making logic " 1 " input any voltage greater than 1.5 V up to $\mathrm{V}_{\mathrm{S}}$. Input current is less than $1 \mu \mathrm{~A}$ over this range.

The MIC1426/27/28 may be directly driven by the TL494, SG1526/27, MIC38C42, TSC170 and similar switch-mode power supply integrated circuits.


Delay Time vs. Temperature


Supply Current vs. Frequency


Delay Time vs. Supply Voltage


Supply Current vs. Capacitive Load


High Output vs. Current


Rise and Fall Time vs. Temperature


Rise and Fall Time vs. Capacitive Load




## Crossover Energy Loss



Note: The values on this graph represent the loss seen by a single transition of a single driver. For a complete cycle of a single driver multiply the stated value by 2 .

MIC4416/4417

IttyBitty ${ }^{\text {TM }}$ Low-Side MOSFET Driver
Preliminary Information

## General Description

The MIC4416 and MIC4417 IttyBitty ${ }^{\text {M }}$ Iow-side MOSFET drivers are designed to switch an N -channel enhancementtype MOSFET from a TTL-compatible control signal in lowside switch applications. The MIC4416 is noninverting and the MIC4417 is inverting. These drivers feature short delays and high peak current to produce precise edges and rapid rise and fall times. Their tiny 4-lead SOT-143 package uses minimum space.

The MIC4416/7 is powered from a +4.5 V to +18 V supply voltage. The on-state gate drive output voltage is approximately equal to the supply voltage (no internal regulators or clamps). High supply voltages, such as 10V, are appropriate for use with standard N -channel MOSFETs. Low supply voltages, such as 5 V , are appropriate for use with logic-level N -channel MOSFETs.

In a low-side configuration, the driver can control a MOSFET that switches any voltage up to the rating of the MOSFET.
The MIC4416 is available in the SOT-143 package and is rated for $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ ambient temperature range.

## Features

- +4.5 V to +18 V operation
- Low steady-state supply current $50 \mu \mathrm{~A}$ typical, control input low $370 \mu \mathrm{~A}$ typical, control input high
- 1.2A nominal peak output $3.5 \Omega$ typical output resistance at 15 V supply
$7.8 \Omega$ typical output resistance at 5 V supply
- 25 mV maximum output offset from supply or ground
- Operates in low-side switch circuits
- TTL-compatible input withstands -20V
- ESD protection
- Inverting and noninverting versions


## Applications

- Battery conservation
- Solenoid and motion control
- Lamp control
- Switch-mode power supplies

Ordering Information

| Part Number | Temp. Range | Package | Marking |
| :--- | :---: | :---: | :---: |
| Noninverting |  |  |  |
| MIC4416BM4 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | SOT-143 | D10 |
| Inverting |  |  |  |
| MIC4417BM4 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | SOT-143 | D11 |

## Typical Application



Low-Side Power Switch

## Pin Configuration



| Part Number | Identification |
| :--- | :---: |
| MIC4416BM4 | D10 |
| MIC4417BM4 | D11 |

Early production identification: ML10

## SOT-143 (M4)

## Pin Description

| Pin Number | Pin Name | Pin Function |
| :---: | :---: | :--- |
| 1 | GND | Ground: Power return. |
| 2 | G | Gate (Output): Gate connection to external MOSFET. |
| 3 | VS | Supply (Input): +4.5V to +18 V supply. |
| 4 | CTL | Control (Input): TTL-compatible on/off control input. <br> MIC4416 only: Logic high forces the gate output to the supply voltage. <br> Logic low forces the gate output to ground. <br> MIC4417 only: Logic high forces the gate output to ground. Logic low <br> forces the gate output to the supply voltage. |

## Absolute Maximum Ratings

Supply Voltage $\left(\mathrm{V}_{\mathrm{S}}\right)$
Control Voltage ( $\mathrm{V}_{\text {СтL }}$ ) .................................. -20 V to +20 V
Gate Voltage ( $\mathrm{V}_{\mathrm{G}}$ ) $+20 \mathrm{~V}$
Junction Temperature ( $\mathrm{T}_{\mathrm{J}}$ ) $150^{\circ} \mathrm{C}$
Lead Temperature, Soldering $\qquad$ $260^{\circ} \mathrm{C}$ for 5 sec .

## Operating Ratings

Supply Voltage ( $\mathrm{V}_{\mathrm{S}}$ ) ...................................... +4.5 to +18 V Ambient Temperature Range $\left(T_{A}\right)$............. $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ Thermal Resistance ( $\theta_{\mathrm{JA}}$ ) $220^{\circ} \mathrm{C} / \mathrm{W}$ (soldered to $0.25 \mathrm{in}^{2}$ copper ground plane)

## Electrical Characteristics

| Parameter | Condition (Note 1) |  | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Current | $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}} \leq 18 \mathrm{~V}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CTL}}=0 \mathrm{~V} \\ & \mathrm{~V}_{\text {CTL }}=5 \mathrm{~V} \end{aligned}$ |  | $\begin{gathered} 50 \\ 370 \end{gathered}$ | $\begin{gathered} 200 \\ 1500 \end{gathered}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ |
| Control Input Voltage | $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}} \leq 18 \mathrm{~V}$ | $\mathrm{V}_{\text {CTL }}$ for logic 0 input <br> $V_{\text {CTL }}$ for logic 1 input | 2.4 |  | 0.8 | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| Control Input Current | $0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CTL}} \leq \mathrm{V}_{\mathrm{S}}$ |  | -10 |  | 10 | $\mu \mathrm{A}$ |
| Delay Time, $\mathrm{V}_{\text {CTL }}$ Rising | $\mathrm{V}_{\mathrm{S}}=5 \mathrm{~V}$ | $C_{L}=1000 \mathrm{pF}$, Note 2 |  | 42 |  | ns |
|  | $\mathrm{V}_{\mathrm{S}}=18 \mathrm{~V}$ | $C_{L}=1000 \mathrm{pF}$, Note 2 |  | 23 | 40 | ns |
| Delay Time, $\mathrm{V}_{\text {CTL }}$ Falling | $\mathrm{V}_{\mathrm{S}}=5 \mathrm{~V}$ | $C_{L}=1000 \mathrm{pF}$, Note 2 |  | 42 |  | ns |
|  | $\mathrm{V}_{\mathrm{S}}=18 \mathrm{~V}$ | $\mathrm{C}_{\mathrm{L}}=1000 \mathrm{pF}$, Note 2 |  | 33 | 60 | ns |
| Output Rise Time | $\mathrm{V}_{\mathrm{S}}=5 \mathrm{~V}$ | $C_{L}=1000 \mathrm{pF}$, Note 2 |  | 24 |  | ns |
|  | $\mathrm{V}_{\mathrm{S}}=18 \mathrm{~V}$ | $C_{L}=1000 \mathrm{pF}$, Note 2 |  | 14 | 40 | ns |
| Output Fall Time | $\mathrm{V}_{\mathrm{S}}=5 \mathrm{~V}$ | $C_{L}=1000 \mathrm{pF}$, Note 2 |  | 28 |  | ns |
|  | $\mathrm{V}_{\mathrm{S}}=18 \mathrm{~V}$ | $C_{L}=1000 \mathrm{pF}$, Note 2 |  | 16 | 40 | ns |
| Gate Output Offset Voltage | $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}} \leq 18 \mathrm{~V}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{G}}=\text { high } \\ & \mathrm{V}_{\mathrm{G}}=\text { low } \end{aligned}$ |  | $\begin{gathered} -25 \\ 25 \end{gathered}$ |  | $\begin{aligned} & \mathrm{mV} \\ & \mathrm{mV} \end{aligned}$ |
| Output Resistance | $\mathrm{V}_{\mathrm{S}}=5 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=10 \mathrm{~mA}$ | P-channel (source) MOSFET N-channel (sink) MOSFET |  | $\begin{aligned} & 7.6 \\ & 7.8 \end{aligned}$ |  | $\begin{aligned} & \Omega \\ & \Omega \end{aligned}$ |
|  | $\mathrm{V}_{\mathrm{S}}=18 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=10 \mathrm{~mA}$ | P-channel (source) MOSFET N-channel (sink) MOSFET |  | $\begin{aligned} & 3.5 \\ & 3.5 \end{aligned}$ | $\begin{aligned} & 10 \\ & 10 \end{aligned}$ | $\begin{aligned} & \Omega \\ & \Omega \end{aligned}$ |
| Gate Output Reverse Current | No latch up |  | 250 |  |  | mA |

General Note: Devices are ESD protected, however handling precautions are recommended.
Note 1: Typical values at $T_{A}=25^{\circ} \mathrm{C}$. Minimum and maximum values indicate performance at $-40^{\circ} \mathrm{C} \geq \mathrm{T}_{\mathrm{A}} \geq+85^{\circ} \mathrm{C}$. Parts production tested at $25^{\circ} \mathrm{C}$.
Note 2: Refer to "MIC4416 Timing Definitions" and "MIC4417 Timing Definitions" diagrams (see next page).

## Definitions



MIC4416/MIC4417 Operating States


MIC4416 (Noninverting) Timing Definitions


MIC4417 (Inverting) Timing Definitions

## Test Circuit



## Typical Characteristics Note 3






Supply Current vs. Load Capacitance



Delay Time vs. Temperature


Rise and Fall Time
vs. Temperature







Output








Control Input Hysteresis vs. Supply Voltage




Note 3: Typical Characteristics at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}=5 \mathrm{~V}$, $C_{L}=1000 \mathrm{pF}$ unless noted.
Note 4: Source-to-drain voltage drop across the internal P-channel MOSFET = $V_{S}-V_{G}$.
Note 5: Drain-to-source voltage drop across the internal N -channel MOSFET $=\mathrm{V}_{\mathrm{G}}-\mathrm{V}_{\mathrm{GND}}$. (Voltage applied to G.)
Note 6: $1 \mu$ s pulse test, $50 \%$ duty cycle. OUT connected to GND. OUT sources current.
(MIC4416, $\mathrm{V}_{\mathrm{CTL}}=5 \mathrm{~V}$;
MIC4417, $\mathrm{V}_{\mathrm{CTL}}=0 \mathrm{~V}$ )
Note 7: $1 \mu$ s pulse test, $50 \%$ duty cycle. VS connected to OUT. OUT sinks current.
(MIC4416, $\mathrm{V}_{\mathrm{CTL}}=0 \mathrm{~V}$;
MIC4417, $\mathrm{V}_{\mathrm{CTL}}=5 \mathrm{~V}$ )

## Functional Diagram



## Functional Diagram with External Components

## Functional Description

Refer to the functional diagram.
The MIC4416 is a noninverting driver. A logic high on the CTL (control) input produces gate drive output. The MIC4417 is an inverting driver. A logic low on the CTL (control) input produces gate drive output. The $G$ (gate) output is used to turn on an external N -channel MOSFET.

## Supply

VS (supply) is rated for +4.5 V to +18 V . External capacitors are recommended to decouple noise.

## Control

CTL (control) is a TTL-compatible input. CTL must be forced high or low by an external signal. A floating input will cause unpredictable operation.
A high input turns on Q1, which sinks the output of the 0.3 mA and the 0.6 mA current source, forcing the input of the first inverter low.

## Hysteresis

The control threshold voltage, when CTL is rising, is slightly higher than the control threshold voltage when CTL is falling. When CTL is low, Q2 is on, which applies the additional 0.6 mA current source to Q1. Forcing CTL high turns on Q1 which must sink 0.9 mA from the two current sources. The higher current through Q1 causes a larger drain-to-source voltage drop across Q1. A slightly higher control voltage is required to pull the input of the first inverter down to its threshold.

Q2 turns off after the first inverter output goes high. This reduces the current through Q1 to 0.3 mA . The lower current reduces the drain-to-source voltage drop across Q1. A slightly lower control voltage will pull the input of the first inverter up to its threshold.

## Drivers

The second (optional) inverter permits the driver to be manufactured in inverting and noninverting versions.
The last inverter functions as a driver for the output MOSFETs Q3 and Q4.

## Gate Output

G (gate) is designed to drive a capacitive load. $\mathrm{V}_{\mathrm{G}}$ (gate output voltage) is either approximately the supply voltage or approximately ground, depending on the logic state applied to CTL.
If CTL is high, and VS (supply) drops to zero, the gate output will be floating (unpredictable).

## ESD Protection

D1 protects VS from negative ESD voltages. D2 and D3 clamp positive and negative ESD voltages applied to CTL. R1 isolates the gate of Q1 from sudden changes on the CTL input. D4 and D5 prevent Q1's gate voltage from exceeding the supply voltage or going below ground.

## Application Information

The MIC4416/7 is designed to provide high peak current for charging and discharging capacitive loads. The 1.2A peak value is a nominal value determined under specific conditions. This nominal value is used to compare its relative size to other low-side MOSFET drivers. The MIC4416/7 is not designed to directly switch 1.2A continuous loads.

## Supply Bypass

Capacitors from VS to GND are recommended to control switching and supply transients. Load current and supply lead length are some of the factors that affect capacitor size requirements.
A $4.7 \mu \mathrm{~F}$ or $10 \mu \mathrm{~F}$ tantalum capacitor is suitable for many applications. Low-ESR (equivalent series resistance) metalized film capacitors may also be suitable. An additional $0.1 \mu \mathrm{~F}$ ceramic capacitor is suggested in parallel with the larger capacitor to control high-frequency transients.
The low ESR (equivalent series resistance) of tantalum capacitors makes them especially effective, but also makes them susceptible to uncontrolled inrush current from low impedance voltage sources (such as NiCd batteries or automatic test equipment). Avoid instantaneously applying voltage, capable of very high peak current, directly to or near tantalum capacitors without additional current limiting. Normal power supply turn-on (slow rise time) or printed circuit trace resistance is usually adequate for normal product usage.

## Circuit Layout

Avoid long power supply and ground traces. They exhibit inductance that can cause voltage transients (inductive kick). Even with resistive loads, inductive transients can sometimes exceed the ratings of the MOSFET and the driver.
When a load is switched off, supply lead inductance forces current to continue flowing-resulting in a positive voltage spike. Inductance in the ground (return) lead to the supply has similar effects, except the voltage spike is negative.
Switching transitions momentarily draw current from VS to GND. This combines with supply lead inductance to create voltage transients at turn on and turnoff.
Transients can also result in slower apparent rise or fall times when driver's ground shifts with respect to the control input. Minimize the length of supply and ground traces or use ground and power planes when possible. Bypass capacitors should be placed as close as practical to the driver.

## MOSFET Selection

## Standard MOSFET

A standard N -channel power MOSFET is fully enhanced with a gate-to-source voltage of approximately 10 V and has an absolute maximum gate-to-source voltage of $\pm 20 \mathrm{~V}$.
The MIC4416/7's on-state output is approximately equal to the supply voltage. The lowest usable voltage depends upon the behavior of the MOSFET.


Figure 1. Using a Standard MOSFET

## Logic-Level MOSFET

Logic-level N-channel power MOSFETs are fully enhanced with a gate-to-source voltage of approximately 5 V and have an absolute maximum gate-to-source voltage of $\pm 10 \mathrm{~V}$. They are less common and generally more expensive.
The MIC4416/7 can drive a logic-level MOSFET if the supply voltage, including transients, does not exceed the maximum MOSFET gate-to-source rating (10V).


Figure 2. Using a Logic-Level MOSFET
At low voltages, the MIC4416/7's internal P- and N-channel MOSFET's on-resistance will increase and slow the output rise time. Refer to "Typical Characteristics" graphs.
Inductive Loads


Figure 3. Switching an Inductive Load
Switching off an inductive load in a low-side application forces the MOSFET drain higher than the supply voltage (as the inductor resists changes to current). To prevent exceeding the MOSFET's drain-to-gate and drain-to-source ratings, a Schottky diode should be connected across the inductive load.

## Power Dissipation

The maximum power dissipation must not be exceeded to prevent die meltdown or deterioration.
Power dissipation in on/off switch applications is negligible. Fast repetitive switching applications, such as SMPS (switchmode power supplies), cause a significant increase in power dissipation with frequency. Power is dissipated each time current passes through the internal output MOSFETs when charging or discharging the external MOSFET. Power is also dissipated during each transition when some current momentarily passes from VS to GND through both internal MOSFETs. Power dissipation is the product of supply voltage and supply current:

1) $P_{D}=V_{S} \times I_{S}$
where:

$$
\begin{aligned}
& \mathrm{P}_{\mathrm{D}}=\text { power dissipation }(\mathrm{W}) \\
& \mathrm{V}_{\mathrm{S}}=\text { supply voltage }(\mathrm{V}) \\
& \mathrm{I}_{\mathrm{S}}=\text { supply current }(\mathrm{A}) \text { [see paragraph below] }
\end{aligned}
$$

Supply current is a function of supply voltage, switching frequency, and load capacitance. Determine this value from the "Typical Characteristics: Supply Current vs. Frequency" graph or measure it in the actual application.
Do not allow $P_{D}$ to exceed $P_{D(\max )}$, below.
$T_{J}$ (junction temperature) is the sum of $T_{A}$ (ambient temperature) and the temperature rise across the thermal resistance of the package. In another form:
2) $P_{D} \leq \frac{150-T_{A}}{220}$
where:

$$
\begin{aligned}
& \mathrm{P}_{\mathrm{D}(\max )}=\text { maximum power dissipation }(\mathrm{W}) \\
& 150=\text { absolute maximum junction temperature }\left({ }^{\circ} \mathrm{C}\right) \\
& \mathrm{T}_{\mathrm{A}}=\text { ambient temperature }\left({ }^{\circ} \mathrm{C}\right)\left[68^{\circ} \mathrm{F}=20^{\circ} \mathrm{C}\right] \\
& 220=\text { package thermal resistance }\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)
\end{aligned}
$$

Maximum power dissipation at $20^{\circ} \mathrm{C}$ with the driver soldered to a $0.25 \mathrm{in}^{2}$ ground plane is approximately 600 mW .


Figure 4. Heat-Sink Plane
The SOT-143 package $\theta_{\mathrm{JA}}$ (junction-to-ambient thermal resistance) can be improved by using a heat sink larger than the specified $0.25 \mathrm{in}^{2}$ ground plane. Significant heat transfer occurs through the large (GND) lead. This lead is an extension of the paddle to which the die is attached.

## High-Frequency Operation

Although the MIC4416/7 driver will operate at frequencies greater than 1 MHz , the MOSFET's capacitance and the load will affect the output waveform (at the MOSFET's drain).
For example, an MIC4416/IRL3103 test circuit using a $47 \Omega$ 5 W load resistor will produce an output waveform that closely matches the input signal shape up to about 500 kHz . The same test circuit with a $1 \mathrm{k} \Omega$ load resistor operates only up to about 25 kHz before the MOSFET source waveform shows significant change.


Figure 5. MOSFET Capacitance Effects at High Switching Frequency

When the MOSFET is driven off, the slower rise occurs because the MOSFET's output capacitance recharges through the load resistance (RC circuit). A lower load resistance allows the output to rise faster. For the fastest driver operation, choose the smallest power MOSFET that will safely handle the desired voltage, current, and safety margin. The smallest MOSFETs generally have the lowest capacitance.

## General Description

MIC4420, MIC4429 and MIC429 MOSFET drivers are tough, efficient, and easy to use. The MIC4429 and MIC429 are inverting drivers, while the MIC4420 is a non-inverting driver.

They are capable of 6A (peak) output and can drive the largest MOSFETs with an improved safe operating margin. The MIC4420/4429/429 accepts any logic input from 2.4 V to $\mathrm{V}_{\mathrm{S}}$ without external speed-up capacitors or resistor networks. Proprietary circuits allow the input to swing negative by as much as 5 V without damaging the part. Additional circuits protect against damage from electrostatic discharge.

MIC4420/4429/429 drivers can replace three or more discrete components, reducing PCB area requirements, simplifying product design, and reducing assembly cost.

Modern BiCMOS/DMOS construction guarantees freedom from latch-up. The rail-to-rail swing capability insures adequate gate voltage to the MOSFET during power up/ down sequencing.

## Features

- CMOS Construction
- Latch-Up Protected: Will Withstand $>500 \mathrm{~mA}$ Reverse Output Current
- Logic Input Withstands Negative Swing of Up to 5 V
- Matched Rise and Fall Times 25ns
- High Peak Output Current ...............................6A Peak
- Wide Operating Range ..............................4.5V to 18 V
- High Capacitive Load Drive .......................... 10,000pF
- Low Delay Time 55ns Typ
- Logic High Input for Any Voltage From 2.4V to $\mathrm{V}_{\mathrm{S}}$
- Low Equivalent Input Capacitance (typ) $6 p F$
- Low Supply Current.............. 450 $\mu$ A With Logic 1 Input
- Low Output Impedance $\qquad$ $2.5 \Omega$
- Output Voltage Swing Within 25 mV of Ground or $\mathrm{V}_{\mathrm{S}}$
- MIL-STD-883 Method 5004/5005 version available


## Applications

- Switch Mode Power Supplies
- Motor Controls
- Pulse Transformer Driver
- Class D Switching Amplifiers


## Functional Diagram



Ground Unused Inputs

## Ordering Information

| Part No. | Temperature Range | Package | Configuration |
| :---: | :---: | :---: | :---: |
| MIC4420CN | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 8-Pin PDIP | Non-Inverting |
| MIC4420BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Pin PDIP | Non-Inverting |
| MIC4420CM | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 8-Pin SOIC | Non-Inverting |
| MIC4420BM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Pin SOIC | Non-Inverting |
| MIC4420BMM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Pin MM8 ${ }^{\text {TM }}$ | Non-Inverting |
| MIC4420AJ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-Pin CerDIP | Non-Inverting |
| 5962-8877003PA ${ }^{1}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-Pin CerDIP | Non-Inverting |
| $5962-8877003 \mathrm{HA}^{2}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 10-Pin CerPak | Non-Inverting |
| MIC4420CT | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 5-Pin TO-220 | Non-Inverting |
| MIC4429CN | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 8-Pin PDIP | Inverting |
| MIC4429BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Pin PDIP | Inverting |
| MIC4429CM | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 8-Pin SOIC | Inverting |
| MIC4429BM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Pin SOIC | Inverting |
| MIC4429BMM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Pin MM8 ${ }^{\text {TM }}$ | Inverting |
| MIC4429AJ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-Pin CerDIP | Inverting |
| 5962-8877002PA ${ }^{3}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-Pin CerDIP | Inverting |
| 5962-8877002HA ${ }^{4}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 10-Pin CerPak | Inverting |
| MIC4429CT | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 5-Pin TO-220 | Inverting |
| 5962-8877001PA ${ }^{5}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-Pin CerDIP | Inverting |
| 5962-8877001HA ${ }^{6}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 10-Pin CerPak | Inverting |

Standard Military Drawing number for MIC4420AJBQ
2 Standard Military Drawing number for MIC4420AWBQ
${ }^{3}$ Standard Military Drawing number for MIC4429AJBQ
${ }^{4}$ Standard Military Drawing number for MIC4429AWBQ
5 Standard Military Drawing number for MIC429AJBQ
${ }^{6}$ Standard Military Drawing number for MIC429AWBQ

## Pin Configurations



Absolute Maximum Ratings (Notes 1,2 and 3)

Thermal Impedances
5-pin TO-220 $\mathrm{R}_{\theta \mathrm{J}-\mathrm{C}}$................................................... $10^{\circ} \mathrm{C} / \mathrm{W}$
8-pin MM8 ${ }^{\text {тм }} R_{\theta J-A}$................................................. $250^{\circ} \mathrm{C} / \mathrm{W}$
Storage Temperature ........................... $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Operating Temperature (Chip) ................................ $150^{\circ} \mathrm{C}$
Operating Temperature (Ambient)
C Version ............................................... $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
B Version............................................ $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
A Version .......................................... $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Lead Temperature (10 sec) ................................... $300^{\circ} \mathrm{C}$
Supply Voltage .......................................................... 20V
Input Voltage ............................ $\mathrm{V}_{\mathrm{S}}+0.3 \mathrm{~V}$ to $\mathrm{GND}-5 \mathrm{~V}$
Input Current $\left(\mathrm{V}_{\mathrm{IN}}>\mathrm{V}_{\mathrm{S}}\right) \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots . . . . . . . . . . . . . . . . . . . . . .50 \mathrm{~mA}$

Electrical Characteristics: $\left(T_{A}=25^{\circ} \mathrm{C}\right.$ with $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}} \leq 18 \mathrm{~V}$ unless otherwise specified.)

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INPUT |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Logic 1 Input Voltage |  | 2.4 | 1.4 |  | V |
| $\mathrm{V}_{\text {IL }}$ | Logic 0 Input Voltage |  |  | 1.1 | 0.8 | V |
| $\mathrm{V}_{\text {IN }}$ | Input Voltage Range |  | -5 |  | $\mathrm{V}_{\mathrm{S}}+0.3$ | V |
| $\mathrm{I}_{\mathrm{IN}}$ | Input Current | $0 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\text {S }}$ | -10 |  | 10 | $\mu \mathrm{A}$ |
| OUTPUT |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{OH}}$ | High Output Voltage | See Figure 1 | $\mathrm{V}_{\mathrm{S}}-0.025$ |  |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Low Output Voltage | See Figure 1 |  |  | 0.025 | V |
| $\mathrm{R}_{\mathrm{O}}$ | Output Resistance, Output Low | $\mathrm{I}_{\text {OUT }}=10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{S}}=18 \mathrm{~V}$ |  | 1.7 | 2.8 | $\Omega$ |
| $\mathrm{R}_{\mathrm{O}}$ | Output Resistance, Output High | $\mathrm{I}_{\text {OUT }}=10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{S}}=18 \mathrm{~V}$ |  | 1.5 | 2.5 | $\Omega$ |
| $\mathrm{I}_{\text {PK }}$ | Peak Output Current | $\mathrm{V}_{\mathrm{S}}=18 \mathrm{~V}$ (See Figure 5) |  | 6 |  | A |
| $\mathrm{I}_{\mathrm{R}}$ | Latch-Up Protection Withstand Reverse Current |  | >500 |  |  | mA |

## SWITCHING TIME (Note 3)

| $t_{R}$ | Rise Time | Test Figure 1, $\mathrm{C}_{\mathrm{L}}=2500 \mathrm{pF}$ | 12 | 35 | ns |  |
| :---: | :--- | :--- | :--- | :--- | :---: | :---: |
| $\mathrm{t}_{\mathrm{F}}$ | Fall Time | Test Figure 1, $\mathrm{C}_{\mathrm{L}}=2500 \mathrm{pF}$ |  | 13 | 35 | ns |
| $\mathrm{t}_{\mathrm{D} 1}$ | Delay Time | Test Figure 1 |  | 18 | 75 | ns |
| $\mathrm{t}_{\mathrm{D} 2}$ | Delay Time | Test Figure 1 |  | 48 | 75 | ns |

POWER SUPPLY

| $I_{S}$ | Power Supply Current | $V_{I N}=3 \mathrm{~V}$ |  | 0.45 | 1.5 | mA |
| :--- | :--- | :--- | :--- | :---: | :---: | :---: |
|  |  | $\mathrm{~V}_{\mathrm{IN}}=0 \mathrm{~V}$ |  | 90 | 150 | $\mu \mathrm{~A}$ |
| $\mathrm{~V}_{\mathrm{S}}$ | Operating Input Voltage |  | 4.5 |  | 18 | V |

Electrical Characteristics: $\left(\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}\right.$ to $+125^{\circ} \mathrm{C}$ with $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}} \leq 18 \mathrm{~V}$ unless otherwise specified.)

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INPUT |  |  |  |  |  |  |
| $\mathrm{V}_{\text {IH }}$ | Logic 1 Input Voltage |  | 2.4 |  |  | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Logic 0 Input Voltage |  |  |  | 0.8 | V |
| $\mathrm{V}_{\text {IN }}$ | Input Voltage Range |  | -5 |  | $\mathrm{V}_{\mathrm{S}}+0.3$ | V |
| $\mathrm{I}_{\mathrm{IN}}$ | Input Current | $0 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\text {S }}$ | -10 |  | 10 | $\mu \mathrm{A}$ |
| OUTPUT |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{OH}}$ | High Output Voltage | Figure 1 | $\mathrm{V}^{\text {S }}$-0.025 |  |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Low Output Voltage | Figure 1 |  |  | 0.025 | V |
| $\mathrm{R}_{\mathrm{O}}$ | Output Resistance, Output Low | $\mathrm{I}_{\text {OUT }}=10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{S}}=18 \mathrm{~V}$ |  | 3 | 5 | $\Omega$ |
| $\mathrm{R}_{\mathrm{O}}$ | Output Resistance, Output High | $\mathrm{I}_{\text {OUT }}=10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{S}}=18 \mathrm{~V}$ |  | 2.3 | 5 | $\Omega$ |
| SWITCHING TIME (Note 3) |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{R}}$ | Rise Time | Figure 1, $\mathrm{C}_{\mathrm{L}}=2500 \mathrm{pF}$ |  | 32 | 60 | ns |
| $\mathrm{t}_{\mathrm{F}}$ | Fall Time | Figure 1, $\mathrm{C}_{\mathrm{L}}=2500 \mathrm{pF}$ |  | 34 | 60 | ns |
| $t_{\text {D1 }}$ | Delay Time | Figure 1 |  | 50 | 100 | ns |
| $\mathrm{t}_{\mathrm{D} 2}$ | Delay Time | Figure 1 |  | 65 | 100 | ns |
| POWER SUPPLY |  |  |  |  |  |  |
| ${ }^{\prime} \mathrm{S}$ | Power Supply Current | $\begin{aligned} & \hline V_{I N}=3 V \\ & V_{I N}=0 V \end{aligned}$ |  | $\begin{aligned} & \hline 0.45 \\ & 0.06 \end{aligned}$ | $\begin{aligned} & 3.0 \\ & 0.4 \end{aligned}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| $\mathrm{V}_{\mathrm{S}}$ | Operating Input Voltage |  | 4.5 |  | 18 | V |

NOTE 1: Functional operation above the absolute maximum stress ratings is not implied.
NOTE 2: Static-sensitive device. Store only in conductive containers. Handling personnel and equipment should be grounded to prevent damage from static discharge.
NOTE 3: Switching times guaranteed by design.

## Test Circuits





Figure 1a. Inverting Driver Switching Time


Figure 1b. Noninverting Driver Switching Time

## Typical Characteristic Curves



Rise Time vs. Capacitive Load


Fall Time vs. Supply Voltage


Fall Time vs. Capacitive Load


Supply Current vs. Capacitive Load


Rise and Fall Times vs. Temperature


Delay Time vs. Supply Voltage


Supply Current vs. Frequency


## Typical Characteristic Curves (Cont.)

Quiescent Power Supply Voltage vs. Supply Current


High-State Output Resistance


Effect of Input Amplitude on Propagation Delay


Quiescent Power Supply Current vs. Temperature



Crossover Area vs. Supply Voltage


## Applications Information

## Supply Bypassing

Charging and discharging large capacitive loads quickly requires large currents. For example, charging a 2500 pF load to 18 V in 25 ns requires a 1.8 A current from the device power supply.
The MIC4420/4429 has double bonding on the supply pins, the ground pins and output pins This reduces parasitic lead inductance. Low inductance enables large currents to be switched rapidly. It also reduces internal ringing that can cause voltage breakdown when the driver is operated at or near the maximum rated voltage.

Internal ringing can also cause output oscillation due to feedback. This feedback is added to the input signal since it is referenced to the same ground.

To guarantee low supply impedance over a wide frequency range, a parallel capacitor combination is recommended for supply bypassing. Low inductance ceramic disk capacitors with short lead lengths (< 0.5 inch) should be used. A $1 \mu \mathrm{~F}$ low ESR film capacitor in parallel with two $0.1 \mu \mathrm{~F}$ low ESR ceramic capacitors, (such as AVX RAM GUARD ${ }^{\circledR}$ ), provides adequate bypassing. Connect one ceramic capacitor directly between pins 1 and 4 . Connect the second ceramic capacitor directly between pins 8 and 5 .

## Grounding

The high current capability of the MIC4420/4429 demands careful PC board layout for best performance Since the MIC4429 is an inverting driver, any ground lead impedance will appear as negative feedback which can degrade switching speed. Feedback is especially noticeable with slow-rise time inputs. The MIC4429 input structure includes 300 mV of hysteresis to ensure clean transitions and freedom from oscillation, but attention to layout is still recommended.

Figure 3 shows the feedback effect in detail. As the MIC4429 input begins to go positive, the output goes negative and several amperes of current flow in the ground lead. As little as $0.05 \Omega$ of PC trace resistance can produce hundreds of millivolts at the MIC4429 ground pins. If the driving logic is referenced to power ground, the effective logic input level is reduced and oscillation may result.

To insure optimum performance, separate ground traces should be provided for the logic and power connections. Connecting the logic ground directly to the MIC4429 GND pins will ensure full logic drive to the input and ensure fast output switching. Both of the MIC4429 GND pins should, however, still be connected to power ground.

OUTPUT VOLTAGE vs LOAD CURRENT


Figure 3. Self Contained Voltage Doubler

## Input Stage

The input voltage level of the 4429 changes the quiescent supply current. The N channel MOSFET input stage transistor drives a $450 \mu \mathrm{~A}$ current source load. With a logic " 1 " input, the maximum quiescent supply current is $450 \mu \mathrm{~A}$. Logic " 0 " input level signals reduce quiescent current to $55 \mu \mathrm{~A}$ maximum.
The MIC4420/4429 input is designed to provide 300 mV of hysteresis. This provides clean transitions, reduces noise sensitivity, and minimizes output stage current spiking when changing states. Input voltage threshold level is approximately 1.5 V , making the device TTL compatible over the 4.5 V to 18 V operating supply voltage range. Input current is less than $10 \mu \mathrm{~A}$ over this range.

The MIC4429 can be directly driven by the TL494, SG1526/ 1527, SG1524, TSC170, MIC38HC42 and similar switch mode power supply integrated circuits. By offloading the power-driving duties to the MIC4420/4429, the power supply controller can operate at lower dissipation. This can improve performance and reliability.

The input can be greater than the $+\mathrm{V}_{\mathrm{S}}$ supply, however, current will flow into the input lead. The propagation delay for $\mathrm{T}_{\mathrm{D} 2}$ will increase to as much as 400 ns at room temperature. The input currents can be as high as 30 mA p-p $\left(6.4 \mathrm{~mA}_{\mathrm{RMS}}\right)$ with the input, 6 V greater than the supply voltage. No damage will occur to MIC4420/4429 however, and it will not latch.

The input appears as a 7 pF capacitance, and does not change even if the input is driven from an AC source. Care should be taken so that the input does not go more than 5 volts below the negative rail.

## Power Dissipation

CMOS circuits usually permit the user to ignore power dissipation. Logic families such as 4000 and 74C have outputs which can only supply a few milliamperes of current, and even shorting outputs to ground will not force enough

current to destroy the device. The MIC4420/4429 on the other hand, can source or sink several amperes and drive large capacitive loads at high frequency. The package power dissipation limit can easily be exceeded. Therefore, some attention should be given to power dissipation when driving low impedance loads and/or operating at high frequency.

The supply current vs frequency and supply current vs capacitive load characteristic curves aid in determining power dissipation calculations. Table 1 lists the maximum safe operating frequency for several power supply voltages when driving a 2500 pF load. More accurate power dissipation figures can be obtained by summing the three dissipation sources.

Given the power dissipation in the device, and the thermal resistance of the package, junction operating temperature for any ambient is easy to calculate. For example, the thermal resistance of the 8-pin CerDIP package, from the data sheet, is $150^{\circ} \mathrm{C} / \mathrm{W}$. In a $25^{\circ} \mathrm{C}$ ambient, then, using a maximum junction temperature of $150^{\circ} \mathrm{C}$, this package will dissipate 800 mW .
Accurate power dissipation numbers can be obtained by summing the three sources of power dissipation in the device:

- Load Power Dissipation (PL)
- Quiescent power dissipation (PQ)
- Transition power dissipation (PT)

Calculation of load power dissipation differs depending on whether the load is capacitive, resistive or inductive.

## Resistive Load Power Dissipation

Dissipation caused by a resistive load can be calculated as:

$$
P_{L}=I^{2} R_{O} D
$$

where:
$I=$ the current drawn by the load
$\mathrm{R}_{\mathrm{O}}=$ the output resistance of the driver when the output is high, at the power supply voltage used. (See data sheet)
$D=$ fraction of time the load is conducting (duty cycle)
Table 1: MIC4429 Maximum
Operating Frequency

| $\mathbf{V}_{\mathbf{S}}$ | Max Frequency |
| :---: | :---: |
| 18 V | 500 kHz |
| 15 V | 700 kHz |
| 10 V | 1.6 MHz |

Conditions: 1. DIP Package ( $\theta \mathrm{JA}=130^{\circ} \mathrm{C} / \mathrm{W}$ )
2. $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
3. $C_{L}=2500 p F$

Figure 3. Switching Time Degradation Due to Negative Feedback

## Capacitive Load Power Dissipation

Dissipation caused by a capacitive load is simply the energy placed in, or removed from, the load capacitance by the driver. The energy stored in a capacitor is described by the equation:

$$
E=1 / 2 C V^{2}
$$

As this energy is lost in the driver each time the load is charged or discharged, for power dissipation calculations the $1 / 2$ is removed. This equation also shows that it is good practice not to place more voltage on the capacitor than is necessary, as dissipation increases as the square of the voltage applied to the capacitor. For a driver with a capacitive load:

$$
P_{L}=F C\left(V_{S}\right)^{2}
$$

where:

$$
\begin{aligned}
\mathrm{F} & =\text { Operating Frequency } \\
\mathrm{C} & =\text { Load Capacitance } \\
\text { VS } & =\text { Driver Supply Voltage }
\end{aligned}
$$

## Inductive Load Power Dissipation

For inductive loads the situation is more complicated. For the part of the cycle in which the driver is actively forcing current into the inductor, the situation is the same as it is in the resistive case:

$$
P_{L 1}=I^{2} R_{0} D
$$

However, in this instance the $R_{0}$ required may be either the on resistance of the driver when its output is in the high state, or its on resistance when the driver is in the low state, depending on how the inductor is connected, and this is still only half the story. For the part of the cycle when the inductor is forcing current through the driver, dissipation is best described as

$$
P_{L 2}=I V_{D}(1-D)
$$

where $V_{D}$ is the forward drop of the clamp diode in the driver (generally around 0.7 V ). The two parts of the load dissipation must be summed in to produce $\mathrm{P}_{\mathrm{L}}$

$$
\mathrm{P}_{\mathrm{L}}=\mathrm{P}_{\mathrm{L} 1}+\mathrm{P}_{\mathrm{L} 2}
$$

## Quiescent Power Dissipation

Quiescent power dissipation ( $\mathrm{P}_{\mathrm{Q}}$, as described in the input section) depends on whether the input is high or low. A low input will result in a maximum current drain (per driver) of $\leq 0.2 \mathrm{~mA}$; a logic high will result in a current drain of $\leq 2.0 \mathrm{~mA}$. Quiescent power can therefore be found from:

$$
\mathrm{P}_{\mathrm{Q}}=\mathrm{V}_{\mathrm{S}}\left[\mathrm{D} \mathrm{I}_{\mathrm{H}}+(1-\mathrm{D}) \mathrm{I}_{\mathrm{L}}\right]
$$

where:

$$
\begin{aligned}
I_{H} & =\text { quiescent current with input high } \\
I_{L} & =\text { quiescent current with input low } \\
\mathrm{D} & =\text { fraction of time input is high (duty cycle) } \\
V_{S} & =\text { power supply voltage }
\end{aligned}
$$

## Transition Power Dissipation

Transition power is dissipated in the driver each time its output changes state, because during the transition, for a very brief interval, both the N - and P -channel MOSFETs in the output totem-pole are ON simultaneously, and a current is conducted through them from $\mathrm{V}^{+} \mathrm{S}$ to ground. The transition power dissipation is approximately:

$$
\mathrm{P}_{\mathrm{T}}=2 \mathrm{~F} \mathrm{~V}_{\mathrm{S}}(\mathrm{~A} \cdot \mathrm{~s})
$$

where $(A \cdot s)$ is a time-current factor derived from the typical characteristic curves.

Total power ( $\mathrm{P}_{\mathrm{D}}$ ) then, as previously described is:

$$
P_{D}=P_{L}+P_{Q}+P_{T}
$$

## Definitions

$C_{L}=$ Load Capacitance in Farads.
$D=$ Duty Cycle expressed as the fraction of time the input to the driver is high.
F = Operating Frequency of the driver in Hertz
$\mathrm{I}_{\mathrm{H}}=$ Power supply current drawn by a driver when both inputs are high and neither output is loaded.
$\mathrm{I}=$ P Power supply current drawn by a driver when both inputs are low and neither output is loaded.
$I_{D}=$ Output current from a driver in Amps.
$\mathrm{P}_{\mathrm{D}}=$ Total power dissipated in a driver in Watts.
$P_{L}=$ Power dissipated in the driver due to the driver's load in Watts.
$\mathrm{P}_{\mathrm{Q}}=$ Power dissipated in a quiescent driver in Watts.
$\mathrm{P}_{\mathrm{T}}=$ Power dissipated in a driver when the output changes states ("shoot-through current") in Watts. NOTE: The "shoot-through" current from a dual transition (once up, once down) for both drivers is shown by the "Typical Characteristic Curve : Crossover Area vs. Supply Voltage and is in ampere-seconds. This figure must be multiplied by the number of repetitions per second (frequency) to find Watts.
$\mathrm{R}_{\mathrm{O}}=$ Output resistance of a driver in Ohms.
$V_{S}=$ Power supply voltage to the IC in Volts.


Figure 6. Peak Output Current Test Circuit

## General Description

MIC4421 and MIC4422 MOSFET drivers are rugged, efficient, and easy to use. The MIC4421 is an inverting driver, while the MIC4422 is a non-inverting driver.

Both versions are capable of 9A (peak) output and can drive the largest MOSFETs with an improved safe operating margin. The MIC4421/4422 accepts any logic input from 2.4 V to $\mathrm{V}_{\mathrm{S}}$ without external speed-up capacitors or resistor networks. Proprietary circuits allow the input to swing negative by as much as 5 V without damaging the part. Additional circuits protect against damage from electrostatic discharge.

MIC4421/4422 drivers can replace three or more discrete components, reducing PCB area requirements, simplifying product design, and reducing assembly cost.

Modern Bipolar/CMOS/DMOS construction guarantees freedom from latch-up. The rail-to-rail swing capability of CMOS/ DMOS insures adequate gate voltage to the MOSFET during power up/down sequencing. Since these devices are fabricated on a self-aligned process, they have very low crossover current, run cool, use little power, and are easy to drive.

## Features

- BiCMOS/DMOS Construction
- Latch-Up Proof: Fully Isolated Process is Inherently Immune to Any Latch-up.
- Input Will Withstand Negative Swing of Up to 5 V
- Matched Rise and Fall Times 25ns
- High Peak Output Current ............................. 9A Peak
- Wide Operating Range 4.5 V to 18 V
- High Capacitive Load Drive ..........................47,000pF
- Low Delay Time $\qquad$ 30ns Typ.
- Logic High Input for Any Voltage from 2.4V to $\mathrm{V}_{\mathrm{S}}$
- Low Equivalent Input Capacitance (typ).................7pF
- Low Supply Current..............450 4 A With Logic 1 Input
- Low Output Impedance $\qquad$ $1.5 \Omega$
- Output Voltage Swing to Within 25 mV of GND or $\mathrm{V}_{\mathrm{S}}$
- MIL-STD-883 Method 5004/5005 Version Available


## Applications

- Switch Mode Power Supplies
- Motor Controls
- Pulse Transformer Driver
- Class D Switching Amplifiers
- Line Drivers
- Driving MOSFET or IGBT Parallel Chip Modules
- Local Power ON/OFF Switch
- Pulse Generators


## Functional Diagram



Ground Unused Inputs

## Ordering Information

| Part No. | Temperature Range | Package | Configuration |
| :---: | :---: | :---: | :---: |
| MIC4421CN | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 8-Pin PDIP | Inverting |
| MIC4421BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Pin PDIP | Inverting |
| MIC4421CM | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 8-Pin SOIC | Inverting |
| MIC4421BM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Pin SOIC | Inverting |
| MIC4421AJ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8 -Pin CerDIP | Inverting |
| MIC4421CT | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 5-Pin TO-220 | Inverting |
| MIC4422CN | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 8-Pin PDIP | Non-Inverting |
| MIC4422BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8 -Pin PDIP | Non-Inverting |
| MIC4422CM | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 8-Pin SOIC | Non-Inverting |
| MIC4422BM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Pin SOIC | Non-Inverting |
| MIC4422AJ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-Pin CerDIP | Non-Inverting |
| MIC4422CT | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 5-Pin TO-220 | Non-Inverting |

For Standard Military Drawing equivalent drivers, see the MIC4451/4452 data sheet.

## Pin Configurations



Absolute Maximum Ratings (Notes 1,2 and 3 )
Power Dissipation, $\mathrm{T}_{\text {AMBIENT }} \leq 25^{\circ} \mathrm{C}$

PDIP
SOIC
CerDIP
5-Pin TO-220
Power Dissipation, $\mathrm{T}_{\text {CASE }} \leq 25^{\circ} \mathrm{C}$
5-Pin TO-220
Derating Factors (To Ambient)
PDIP
SOIC
CerDIP
5-Pin TO-220

960mW 1040 mW 1250 mW
$7.7 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$
$8.3 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$
$10 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$
$17 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$

Thermal Impedances (To Case)
5-Pin TO-220 R ${ }_{\text {өJc }}$
$10^{\circ} \mathrm{C} / \mathrm{W}$
Storage Temperature $\quad-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Operating Temperature (Chip)
$150^{\circ} \mathrm{C}$
Operating Temperature (Ambient)
C Version
B Version
A Version
Lead Temperature ( 10 sec )
Supply Voltage
,
20V
Input Voltage
$\mathrm{V}_{\mathrm{S}}+0.3 \mathrm{~V}$ to $\mathrm{GND}-5 \mathrm{~V}$
50 mA

Electrical Characteristics: ( $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ with $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}} \leq 18 \mathrm{~V}$ unless otherwise specified.)

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| INPUT |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Logic 1 Input Voltage |  | 2.4 | 1.3 |  | V |
| $\mathrm{~V}_{\mathrm{IL}}$ | Logic 0 Input Voltage |  |  | 1.1 | 0.8 | V |
| $\mathrm{~V}_{\mathrm{IN}}$ | Input Voltage Range |  | -5 |  | $\mathrm{~V}_{\mathrm{S}^{+}} 0.3$ | V |
| $\mathrm{I}_{\mathrm{IN}}$ | Input Current | $0 \vee \leq \mathrm{V}_{\mathbb{I N}} \leq \mathrm{V}_{\mathrm{S}}$ | -10 |  | 10 | $\mu \mathrm{~A}$ |

## OUTPUT

| $\mathrm{V}_{\mathrm{OH}}$ | High Output Voltage | See Figure 1 | $\mathrm{~V}_{\mathrm{S}^{-} .025}$ |  |  | V |
| :--- | :--- | :--- | :--- | :---: | :---: | :---: |
| $\mathrm{~V}_{\mathrm{OL}}$ | Low Output Voltage | See Figure 1 |  |  | 0.025 | V |
| $\mathrm{R}_{\mathrm{O}}$ | Output Resistance, <br> Output High | $\mathrm{I}_{\text {OUT }}=10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{S}}=18 \mathrm{~V}$ |  | 0.6 |  | $\Omega$ |
| $\mathrm{R}_{\mathrm{O}}$ | Output Resistance, <br> Output Low | I OUT $=10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{S}}=18 \mathrm{~V}$ | 1.7 | $\Omega$ |  |  |
| $\mathrm{I}_{\mathrm{PK}}$ | Peak Output Current | $\mathrm{V}_{\mathrm{S}}=18 \mathrm{~V}($ See Figure 5) |  | 9 |  | A |
| $\mathrm{I}_{\mathrm{DC}}$ | Continuous Output Current |  | 2 |  |  | A |
| $\mathrm{I}_{\mathrm{R}}$ | Latch-Up Protection <br> Withstand Reverse Current | Duty Cycle $\leq 2 \%$ <br> $\mathrm{t} \leq 300 \mu \mathrm{~m}$ | $>1500$ |  | mA |  |

SWITCHING TIME (Note 3)

| $t_{R}$ | Rise Time | Test Figure 1, $C_{L}=10,000 \mathrm{pF}$ | 20 | 75 | ns |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{t}_{\mathrm{F}}$ | Fall Time | Test Figure 1, $\mathrm{C}_{\mathrm{L}}=10,000 \mathrm{pF}$ |  | 24 | 75 | ns |
| $\mathrm{t}_{\mathrm{D} 1}$ | Delay Time | Test Figure 1 |  | 15 | 60 | ns |
| $\mathrm{t}_{\mathrm{D} 2}$ | Delay Time | Test Figure 1 |  | 35 | 60 | ns |

## Power Supply

| $\mathrm{I}_{\mathrm{S}}$ | Power Supply Current | $\mathrm{V}_{\mathbb{I N}}=3 \mathrm{~V}$ <br> $\mathrm{~V}_{\mathrm{IN}}=0 \mathrm{~V}$ |  | 0.4 | 1.5 | mA |
| :--- | :--- | :--- | :--- | :--- | :---: | :---: |
|  |  |  | 4.5 |  | 18 | V |
| $\mathrm{~V}_{\mathrm{S}}$ | Operating Input Voltage |  |  |  |  |  |

Electrical Characteristics: (Over operating temperature range with $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}} \leq 18 \mathrm{~V}$ unless otherwise specified.)

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| INPUT |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Logic 1 Input Voltage |  | 2.4 | 1.4 |  | V |
| $\mathrm{~V}_{\mathrm{IL}}$ | Logic 0 Input Voltage |  |  | 1.0 | 0.8 | V |
| $\mathrm{~V}_{\mathrm{IN}}$ | Input Voltage Range |  | -5 |  | $\mathrm{~V}_{\mathrm{S}^{+}} 0.3$ | V |
| $\mathrm{I}_{\mathrm{IN}}$ | Input Current | $0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{S}}$ | -10 |  | 10 | $\mu \mathrm{~A}$ |

## OUTPUT

| $\mathrm{V}_{\mathrm{OH}}$ | High Output Voltage | Figure 1 | $\mathrm{~V}_{\mathrm{S}}-.025$ |  |  | V |
| :--- | :--- | :--- | :--- | :---: | :---: | :---: |
| $\mathrm{~V}_{\mathrm{OL}}$ | Low Output Voltage | Figure 1 |  |  | 0.025 | V |
| $\mathrm{R}_{\mathrm{O}}$ | Output Resistance, <br> Output High | $\mathrm{I}_{\mathrm{OUT}}=10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{S}}=18 \mathrm{~V}$ |  | 0.8 | 3.6 | $\Omega$ |
| $\mathrm{R}_{\mathrm{O}}$ | Output Resistance, <br> Output Low | IOUT $=10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{S}}=18 \mathrm{~V}$ | 1.3 | 2.7 | $\Omega$ |  |


| Symbol | Parameter | Conditions | Min | Typ | Max | Units |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :---: |
| SWITCHING TIME (Note 3) |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{R}}$ | Rise Time | Figure 1, $\mathrm{C}_{\mathrm{L}}=10,000 \mathrm{pF}$ |  | 23 | 120 | ns |  |
| $\mathrm{t}_{\mathrm{F}}$ | Fall Time | Figure 1, $\mathrm{C}_{\mathrm{L}}=10,000 \mathrm{pF}$ |  | 30 | 120 | ns |  |
| $\mathrm{t}_{\mathrm{D} 1}$ | Delay Time | Figure 1 |  | 20 | 80 | ns |  |
| $\mathrm{t}_{\mathrm{D} 2}$ | Delay Time | Figure 1 |  | 40 | 80 | ns |  |

POWER SUPPLY

| $I_{S}$ | Power Supply Current | $\mathrm{V}_{\mathrm{IN}}=3 \mathrm{~V}$ |  | 0.6 | 3 | mA |
| :--- | :--- | :--- | :--- | :--- | :---: | :---: |
|  |  | $\mathrm{~V}_{\mathrm{IN}}=0 \mathrm{~V}$ |  | 0.1 | 0.2 |  |
| $\mathrm{~V}_{\mathrm{S}}$ | Operating Input Voltage |  | 4.5 |  | 18 | V |

NOTE 1: Functional operation above the absolute maximum stress ratings is not implied.
NOTE 2: Static-sensitive device. Store only in conductive containers. Handling personnel and equipment should be grounded to prevent damage from static discharge.
NOTE 3: Switching times guaranteed by design.

## Test Circuits




Figure 1. Inverting Driver Switching Time


Figure 2. Noninverting Driver Switching Time

## Typical Characteristic Curves



Fall Time


Fall Time
vs. Capacitive Load


Supply Current


Supply Current


Rise and Fall Times vs. Temperature

rossover Energy


Supply Current


## Typical Characteristic Curves (Cont.)







Propagation Delay
vs. Input Amplitude



High-State Output Resist.


Low-State Output Resist.


## Applications Information

## Supply Bypassing

Charging and discharging large capacitive loads quickly requires large currents. For example, charging a 10,000pF load to 18 V in 50 ns requires 3.6 A .

The MIC4421/4422 has double bonding on the supply pins, the ground pins and output pins. This reduces parasitic lead inductance. Low inductance enables large currents to be switched rapidly. It also reduces internal ringing that can cause voltage breakdown when the driver is operated at or near the maximum rated voltage.

Internal ringing can also cause output oscillation due to feedback. This feedback is added to the input signal since it is referenced to the same ground.


Figure 3. Direct Motor Drive


To guarantee low supply impedance over a wide frequency range, a parallel capacitor combination is recommended for supply bypassing. Low inductance ceramic disk capacitors with short lead lengths (< 0.5 inch) should be used. A $1 \mu \mathrm{~F}$ low ESR film capacitor in parallel with two $0.1 \mu$ F low ESR ceramic capacitors, (such as AVX RAM Guard ${ }^{\circledR}$ ), provides adequate bypassing. Connect one ceramic capacitor directly between pins 1 and 4 . Connect the second ceramic capacitor directly between pins 8 and 5 .

## Grounding

The high current capability of the MIC4421/4422 demands careful PC board layout for best performance. Since the MIC4421 is an inverting driver, any ground lead impedance will appear as negative feedback which can degrade switching speed. Feedback is especially noticeable with slow-rise time inputs. The MIC4421 input structure includes about 200 mV of hysteresis to ensure clean transitions and freedom from oscillation, but attention to layout is still recommended.

Figure 5 shows the feedback effect in detail. As the MIC4421 input begins to go positive, the output goes negative and several amperes of current flow in the ground lead. As little as $0.05 \Omega$ of PC trace resistance can produce hundreds of millivolts at the MIC4421 ground pins. If the driving logic is referenced to power ground, the effective logic input level is reduced and oscillation may result.

To insure optimum performance, separate ground traces should be provided for the logic and power connections. Connecting the logic ground directly to the MIC4421 GND pins will ensure full logic drive to the input and ensure fast output switching. Both of the MIC4421 GND pins should, however, still be connected to power ground.


Figure 4. Self Contained Voltage Doubler

## Input Stage

The input voltage level of the MIC4421 changes the quiescent supply current. The N channel MOSFET input stage transistor drives a $320 \mu \mathrm{~A}$ current source load. With a logic "1" input, the maximum quiescent supply current is $400 \mu \mathrm{~A}$. Logic " 0 " input level signals reduce quiescent current to $80 \mu \mathrm{~A}$ typical.

The MIC4421/4422 input is designed to provide 300 mV of hysteresis. This provides clean transitions, reduces noise sensitivity, and minimizes output stage current spiking when changing states. Input voltage threshold level is approximately 1.5 V , making the device TTL compatible over the full temperature and operating supply voltage ranges. Input current is less than $\pm 10 \mu \mathrm{~A}$.

The MIC4421 can be directly driven by the TL494, SG1526/ 1527, SG1524, TSC170, MIC38C42, and similar switch mode power supply integrated circuits. By offloading the power-driving duties to the MIC4421/4422, the power supply controller can operate at lower dissipation. This can improve performance and reliability.

The input can be greater than the $\mathrm{V}_{\mathrm{S}}$ supply, however, current will flow into the input lead. The input currents can be as high as $30 \mathrm{~mA} \mathrm{p}-\mathrm{p}\left(6.4 \mathrm{~mA}_{\text {RMS }}\right)$ with the input. No damage will occur to MIC4421/4422 however, and it will not latch.

The input appears as a 7 pF capacitance and does not change even if the input is driven from an AC source. While the device will operate and no damage will occur up to 25 V below the negative rail, input current will increase up to $1 \mathrm{~mA} / \mathrm{V}$ due to the clamping action of the input, ESD diode, and $1 \mathrm{k} \Omega$ resistor.

## Power Dissipation

CMOS circuits usually permit the user to ignore power dissipation. Logic families such as 4000 and 74C have outputs which can only supply a few milliamperes of current, and even shorting outputs to ground will not force enough current to destroy the device. The MIC4421/4422 on the other hand, can source or sink several amperes and drive large capacitive loads at high frequency. The package power


Table 1: MIC4421 Maximum Operating Frequency

| $\mathbf{V}_{\mathbf{S}}$ | Max Frequency |
| :---: | :---: |
| 18 V | 220 kHz |
| 15 V | 300 kHz |
| 10 V | 640 kHz |
| 5 V | 2 MHz |

Conditions: $1 . \mathrm{CerDIP}^{2}$ Package $\left(\theta_{\mathrm{JA}}=150^{\circ} \mathrm{C} / \mathrm{W}\right)$
3. $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}=10,000 \mathrm{pF}$

Figure 5. Switching Time Degradation Due to Negative Feedback

## Capacitive Load Power Dissipation

Dissipation caused by a capacitive load is simply the energy placed in, or removed from, the load capacitance by the driver. The energy stored in a capacitor is described by the equation:

$$
E=1 / 2 C V^{2}
$$

As this energy is lost in the driver each time the load is charged or discharged, for power dissipation calculations the $1 / 2$ is removed. This equation also shows that it is good practice not to place more voltage in the capacitor than is necessary, as dissipation increases as the square of the voltage applied to the capacitor. For a driver with a capacitive load:

$$
P_{L}=F C\left(V_{S}\right)^{2}
$$

where:

$$
\begin{aligned}
\mathrm{F} & =\text { Operating Frequency } \\
\mathrm{C} & =\text { Load Capacitance } \\
\text { V } & =\text { Driver Supply Voltage }
\end{aligned}
$$

## Inductive Load Power Dissipation

For inductive loads the situation is more complicated. For the part of the cycle in which the driver is actively forcing current into the inductor, the situation is the same as it is in the resistive case:

$$
P_{L 1}=I^{2} R_{O} D
$$

However, in this instance the $R_{O}$ required may be either the on resistance of the driver when its output is in the high state, or its on resistance when the driver is in the low state, depending on how the inductor is connected, and this is still only half the story. For the part of the cycle when the inductor is forcing current through the driver, dissipation is best described as

$$
P_{L 2}=I V_{D}(1-D)
$$

where $V_{D}$ is the forward drop of the clamp diode in the driver (generally around 0.7 V ). The two parts of the load dissipation must be summed in to produce $P_{L}$

$$
P_{\mathrm{L}}=\mathrm{P}_{\mathrm{L} 1}+\mathrm{P}_{\mathrm{L} 2}
$$

## Quiescent Power Dissipation

Quiescent power dissipation ( $\mathrm{P}_{\mathrm{Q}}$, as described in the input section) depends on whether the input is high or low. A low input will result in a maximum current drain (per driver) of $\leq 0.2 \mathrm{~mA}$; a logic high will result in a current drain of $\leq 3.0 \mathrm{~mA}$. Quiescent power can therefore be found from:

$$
P_{Q}=V_{S}\left[D I_{H}+(1-D) I_{L}\right]
$$

where:
$I_{H}=$ quiescent current with input high
$\mathrm{I}_{\mathrm{L}}=$ quiescent current with input low
$\mathrm{D}=$ fraction of time input is high (duty cycle)
$\mathrm{V}_{\mathrm{S}}=$ power supply voltage

## Transition Power Dissipation

Transition power is dissipated in the driver each time its output changes state, because during the transition, for a very brief interval, both the N - and P-channel MOSFETs in the output totem-pole are ON simultaneously, and a current is conducted through them from $\mathrm{V}_{\mathrm{S}}$ to ground. The transition power dissipation is approximately:

$$
\mathrm{P}_{\mathrm{T}}=2 \mathrm{~F} \mathrm{~V}_{\mathrm{S}}(\mathrm{~A} \cdot \mathrm{~s})
$$

where $(\mathrm{A} \cdot \mathrm{s})$ is a time-current factor derived from the typical characteristic curve "Crossover Energy vs. Supply Voltage."

Total power $\left(\mathrm{P}_{\mathrm{D}}\right)$ then, as previously described is just

$$
P_{D}=P_{L}+P_{Q}+P_{T}
$$

## Definitions

$C_{L}=$ Load Capacitance in Farads.
$\mathrm{D}=$ Duty Cycle expressed as the fraction of time the input to the driver is high.

F = Operating Frequency of the driver in Hertz
$I_{H}=$ Power supply current drawn by a driver when both inputs are high and neither output is loaded.
$I_{L}=$ Power supply current drawn by a driver when both inputs are low and neither output is loaded.
$I_{D}=$ Output current from a driver in Amps.
$P_{D}=$ Total power dissipated in a driver in Watts.
$P_{L}=$ Power dissipated in the driver due to the driver's load in Watts.
$\mathrm{P}_{\mathrm{Q}}=$ Power dissipated in a quiescent driver in Watts.
$\mathrm{P}_{\mathrm{T}}=$ Power dissipated in a driver when the output changes states ("shoot-through current") in Watts. NOTE: The "shoot-through" current from a dual transition (once up, once down) for both drivers is stated in Figure 7 in ampere-nanoseconds. This figure must be multiplied by the number of repetitions per second (frequency) to find Watts.
$\mathrm{R}_{\mathrm{O}}=$ Output resistance of a driver in Ohms.
$\mathrm{V}_{\mathrm{S}}=$ Power supply voltage to the IC in Volts.


Figure 6. Peak Output Current Test Circuit

## General Description

The MIC4423/4424/4425 family are highly reliable BiCMOS/ DMOS buffer/driver/MOSFET drivers. They are higher output current versions of the MIC4426/4427/4428, which are improved versions of the MIC426/427/428. All three families are pin-compatible. The MIC4423/4424/4425 drivers are capable of giving reliable service in more demanding electrical environments than their predecessors. They will not latch under any conditions within their power and voltage ratings. They can survive up to 5 V of noise spiking, of either polarity, on the ground pin. They can accept, without either damage or logic upset, up to half an amp of reverse current (either polarity) forced back into their outputs.

The MIC4423/4424/4425 series drivers are easier to use, more flexible in operation, and more forgiving than other CMOS or bipolar drivers currently available. Their BiCMOS/ DMOS construction dissipates minimum power and provides rail-to-rail voltage swings.

Primarily intended for driving power MOSFETs, the MIC4423/ 4424/4425 drivers are suitable for driving other loads (capacitive, resistive, or inductive) which require lowimpedance, high peak currents, and fast switching times. Heavily loaded clock lines, coaxial cables, or piezoelectric transducers are some examples. The only known limitation on loading is that total power dissipated in the driver must be kept within the maximum power dissipation limits of the package.

## Features

- Built using reliable, low power Bipolar/CMOS/DMOS process
- Latch-Up Protected:Withstands $>500 \mathrm{~mA}$ Reverse Current
- Logic Input Will Withstand Negative Swing to -5 V
- High Peak Output Current 3A Peak
- Wide Operating Range 4.5 V to 18 V
- High Capacitive Load Drive Capability $\qquad$ 1800pF in 25 ns
- Short Delay Times $\qquad$ <40ns typ.
- Consistent Delay Times with Changes in Supply Voltage
- Matched Rise and Fall Times
- Logic High Input for Any Voltage From 2.4V to $\mathrm{V}_{\mathrm{S}}$
- Logic Input Threshold Independent of Supply Voltage
- Low Equivalent Input Capacitance (typ) $\qquad$
- Low Supply Current

$$
3.5 \mathrm{~mA} \text { with Logic } 1 \text { Inputs }
$$

$350 \mu \mathrm{~A}$ with Logic 0 Inputs

- Low Output Impedance $\qquad$ $3.5 \Omega$ typ.
- Output Voltage Swing to Within 25 mV of Ground or $\mathrm{V}_{\mathrm{S}}$
- Pin-Out Same as MIC426/427/428
- Available in Inverting, Non-Inverting, and Differential Configurations
- ESD Protected
- MIL-STD-883 Method 5004/5005 version available


## Functional Diagram



## Ordering Information

| Part Number | Temperature Range | Package | Configuration |
| :--- | :---: | :---: | :---: |
| MIC4423CWM | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 16 -Pin SO Wide | Dual Inverting |
| MIC4423BWM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |  |
| MIC4423CN | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 8-Pin Plastic DIP | Dual Inverting |
| MIC4423BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |  |
| MIC4423AJ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-Pin CerDIP | Dual Inverting |
| $5962-8850304 \mathrm{PA}^{\top}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |  |
| MIC4424CWM | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 16-Pin SO Wide | Dual Non-Inverting |
| MIC4424BWM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |  |
| MIC4424CN | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 8-Pin Plastic DIP | Dual Non-Inverting |
| MIC4424BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |  |
| MIC4424AJ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-Pin CerDIP | Dual Non-Inverting |
| $5962-8850305$ PA $^{2}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |  |
| MIC4425CWM | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 16-Pin SO Wide | Inverting + Non Inverting |
| MIC4425BWM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |  |
| MIC4425CN | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 8-Pin Plastic DIP | Inverting + Non Inverting |
| MIC4425BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |  |
| MIC4425AJ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-Pin CerDIP | Inverting + Non Inverting |
| $5962-8850306$ PA $^{3}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |  |

${ }^{1}$ Standard Military Drawing number for MIC4423AJBQ
${ }^{2}$ Standard Military Drawing number for MIC4424AJBQ
${ }^{3}$ Standard Military Drawing number for MIC4425AJBQ

## Absolute Maximum Ratings

(Notes 1, 2, and 3)
If Military/Aerospace specified devices are required, contact Micrel for availability and specifications.

Supply Voltage
Input Voltage
Maximum Chip Temperature
Storage Temperature Range
Lead Temperature ( 10 sec .)
Package Thermal Resistance
CERDIP R $\mathrm{\theta}_{\text {J-A }}$
CERDIP R ${ }_{\text {өJ-C }}$
PDIP R $\mathrm{\theta J}_{\mathrm{J}-\mathrm{A}}$

SOIC R $\mathrm{R}_{\text {өJ-A }}$
SOIC R RJ-C
Operating Temperature Range
C Version
$B$ Version $\quad-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
A Version $\quad-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$

## Package Power Dissipation



## MIC4423/4424/4425 Electrical Characteristics:

Specifications measured at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ with $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}} \leq 18 \mathrm{~V}$ unless otherwise specified.

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INPUT |  |  |  |  |  |  |
| $\mathrm{V}_{\text {IH }}$ | Logic 1 Input Voltage |  | 2.4 |  |  | V |
| VIL | Logic 0 Input Voltage |  |  |  | 0.8 | V |
| IIN | Input Current | $0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\text {S }}$ | -1 |  | 1 | $\mu \mathrm{A}$ |
| OUTPUT |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{OH}}$ | High Output Voltage |  | $\mathrm{V}_{\mathrm{S}}-0.025$ |  |  | V |
| VoL | Low Output Voltage |  |  |  | 0.025 | V |
| Ro | Output Resistance HI State | IOUT $=10 \mathrm{~mA}, \mathrm{~V}_{S}=18 \mathrm{~V}$ |  | 2.8 | 5 | $\Omega$ |
| Ro | Output Resistance LO State | IOUT $=10 \mathrm{~mA}, \mathrm{~V}_{S}=18 \mathrm{~V}$ |  | 3.5 | 5 | $\Omega$ |
| IPK | Peak Output Current |  |  | 3 |  | A |
| 1 | Latch-Up Protection <br> Withstand Reverse Current |  | >500 |  |  | mA |

## SWITCHING TIME

| $T_{R}$ | Rise Time | Test Figure 1, $\mathrm{C}_{\mathrm{L}}=1800 \mathrm{pF}$ |  | 23 | 35 | ns |
| :--- | :--- | :--- | :--- | :---: | :---: | :---: |
| $\mathrm{~T}_{\mathrm{F}}$ | Fall Time | Test Figure 1, $\mathrm{C}_{\mathrm{L}}=1800 \mathrm{pF}$ |  | 25 | 35 | ns |
| $\mathrm{~T}_{\mathrm{D} 1}$ | Delay Tlme | Test Figure $1, \mathrm{C}_{\mathrm{L}}=1800 \mathrm{pF}$ |  | 33 | 75 | ns |
| $\mathrm{~T}_{\mathrm{D} 2}$ | Delay Time | Test Figure $1, \mathrm{C}_{\mathrm{L}}=1800 \mathrm{pF}$ |  | 38 | 75 | ns |

POWER SUPPLY

| Is | Power Supply Current | $\mathrm{V}_{\mathbb{I N}}=3.0 \mathrm{~V}$ (Both Inputs) |  | 1.5 | 2.5 | mA |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| Is | Power Supply Current | $\mathrm{V}_{\mathbb{I N}}=0.0 \mathrm{~V}$ (Both Inputs) |  | 0.15 | 0.25 | mA |

## MIC4423/4424/4425 Electrical Characteristics:

Specifications measured over operating temperature range with $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}} \leq 18 \mathrm{~V}$ unless otherwise specified.

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INPUT |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Logic 1 Input Voltage |  | 2.4 |  |  | v |
| $\mathrm{V}_{\mathrm{IL}}$ | Logic 0 Input Voltage |  |  |  | 0.8 | V |
| In | Input Current | $0 \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\text {S }}$ | -10 |  | 10 | $\mu \mathrm{A}$ |
| OUTPUT |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{OH}}$ | High Output Voltage |  | $\mathrm{V}_{\mathrm{S}}-0.025$ |  |  | V |
| VOL | Low Output Voltage |  |  |  | 0.025 | V |
| $5-54$ |  |  |  |  |  |  |

## MIC4423/4424/4425 Electrical Characteristics:

Specifications measured over operating temperature range with $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}} \leq 18 \mathrm{~V}$ unless otherwise specified.

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OUTPUT |  |  |  |  |  |  |
| Ro | Output Resistance, Output High | $\begin{aligned} & V_{I N}=0.8 \mathrm{~V} \\ & \mathrm{IOUT}=10 \mathrm{~mA}, \mathrm{~V}_{S}=18 \mathrm{~V} \end{aligned}$ |  | 3.7 | 8 | $\Omega$ |
| Ro | Output Resistance, Output Low | $\begin{aligned} & V_{I N}=2.4 \mathrm{~V} \\ & \mathrm{l}_{\mathrm{OUT}}=10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{S}}=18 \mathrm{~V} \end{aligned}$ |  | 4.3 | 8 | $\Omega$ |

## SWITCHING TIME

| $T_{R}$ | Rise Time | Test Figure 1, $C_{L}=1800 \mathrm{pF}$ |  | 28 | 60 | ns |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{~T}_{\mathrm{F}}$ | Fall Time | Test Figure 1, $\mathrm{C}_{\mathrm{L}}=1800 \mathrm{pF}$ |  | 32 | 60 | ns |
| $\mathrm{~T}_{\mathrm{D} 1}$ | Delay TIme | Test Figure 1, $\mathrm{C}_{\mathrm{L}}=1800 \mathrm{pF}$ |  | 32 | 100 | ns |
| $\mathrm{~T}_{\mathrm{D} 2}$ | Delay Time | Test Figure 1, $\mathrm{C}_{\mathrm{L}}=1800 \mathrm{pF}$ |  | 38 | 100 | ns |

POWER SUPPLY

| Is | Power Supply Current | $V_{\mathbb{I N}}=3.0 \mathrm{~V}$ (Both Inputs) |  | 2 | 3.5 | mA |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| IS | Power Supply Current | $\mathrm{V}_{\mathbb{I N}}=0.0 \mathrm{~V}$ (Both Inputs) |  | 0.20 | 0.3 | mA |

Note 1: Functional operation above the absolute maximum stress ratings is not implied.
Note 2: Static Sensitive device. Unused devices must be stored in conductive material to protect devices from static discharge and static fields.
Note 3: Switching times guaranteed by design.

## Test Circuit




Figure 1a. Inverting Driver Switching Time


Figure 1b. Noninverting Driver Switching Time

## Typical Characteristic Curves



Fall Time vs.




Fall Time vs.





Rise Time



Supply Current vs.


Supply Current vs. Frequency


## Typical Characteristic Curves (Continued)




Delay Time
vs. Temperature


Output Resistance (Output High) vs. Supply Voltage


Quiescent Supply Current vs. Voltage


Output Resistance (Output


## Application Information

Although the MIC4423/24/25 drivers have been specifically constructed to operate reliably under any practical circumstances, there are nonetheless details of usage which will provide better operation of the device.

## Supply Bypassing

Charging and discharging large capacitive loads quickly requires large currents. For example, charging 2000pF from 0 to 15 volts in 20 ns requires a constant current of 1.5A. In practice, the charging current is not constant, and will usually peak at around 3A. In order to charge the capacitor, the driver must be capable of drawing this much current, this quickly, from the system power supply. In turn, this means that as far as the driver is concerned, the system power supply, as seen by the driver, must have a VERY low impedance.

As a practical matter, this means that the power supply bus must be capacitively bypassed at the driver with at least 100X the load capacitance in order to achieve optimum driving speed. It also implies that the bypassing capacitor must have very low internal inductance and resistance at all frequencies of interest. Generally, this means using two capacitors, one a high-performance low ESR film, the other a low internal resistance ceramic, as together the valleys in their two impedance curves allow adequate performance over a broad enough band to get the job done. PLEASE NOTE that many film capacitors can be sufficiently inductive as to be useless for this service. Likewise, many multilayer ceramic capacitors have unacceptably high internal resistance. Use capacitors intended for high pulse current service (in-house we use WIMA ${ }^{\text {TM }}$ film capacitors and AVX Ramguard ${ }^{\text {TM }}$ ceramics; several other manufacturers of equivalent devices also exist). The high pulse current demands of capacitive drivers also mean that the bypass capacitors must be mounted very close to the driver in order to prevent the effects of lead inductance or PCB land inductance from nullifying what you are trying to accomplish. For optimum results the sum of the lengths of the leads and the lands from the capacitor body to the driver body should total 2.5 cm or less.
Bypass capacitance, and its close mounting to the driver serves two purposes. Not only does it allow optimum performance from the driver, it minimizes the amount of lead length radiating at high frequency during switching, (due to the large $\Delta I$ ) thus minimizing the amount of EMI later available for system disruption and subsequent cleanup. It should also be noted that the actual frequency of the EMI produced by a driver is not the clock frequency at which it is driven, but is related to the highest rate of change of current produced during switching, a frequency generally one or two orders of magnitude higher, and thus more difficult to filter if you let it permeate your system. Good bypassing practice is essential to proper operation of high speed driver ICs.

## Grounding

Both proper bypassing and proper grounding are necessary for optimum driver operation. Bypassing capacitance only allows a driver to turn the load ON. Eventually (except in rare
circumstances) it is also necessary to turn the load OFF. This requires attention to the ground path. Two things other than the driver affect the rate at which it is possible to turn a load off: The adequacy of the grounding available for the driver, and the inductance of the leads from the driver to the load. The latter will be discussed in a separate section.
Best practice for a ground path is obviously a well laid out ground plane. However, this is not always practical, and a poorly-laid out ground plane can be worse than none. Attention to the paths taken by return currents even in a ground plane is essential. In general, the leads from the driver to its load, the driver to the power supply, and the driver to whatever is driving it should all be as low in resistance and inductance as possible. Of the three paths, the ground lead from the driver to the logic driving it is most sensitive to resistance or inductance, and ground current from the load are what is most likely to cause disruption. Thus, these ground paths should be arranged so that they never share a land, or do so for as short a distance as is practical.
To illustrate what can happen, consider the following: The inductance of a 2 cm long land, $1.59 \mathrm{~mm}(0.062$ ") wide on a PCB with no ground plane is approximately 45 nH . Assuming $\mathrm{adl} / \mathrm{dt}$ of $0.3 \mathrm{~A} / \mathrm{ns}$ (which will allow a current of 3 A to flow after 10 ns , and is thus slightly slow for our purposes) a voltage of 13.5 Volts will develop along this land in response to our postulated $\Delta \mathrm{I}$. For a 1 cm land, (approximately 15 nH ) 4.5 Volts is developed. Either way, anyone using TTL-level input signals to the driver will find that the response of their driver has been seriously degraded by a common ground path for input to and output from the driver of the given dimensions. Note that this is before accounting for any resistive drops in the circuit. The resistive drop in a $1.59 \mathrm{~mm}(0.062$ ") land of 2oz. Copper carrying 3 A will be about $4 \mathrm{mV} / \mathrm{cm}(10 \mathrm{mV} / \mathrm{in})$ at DC , and the resistance will increase with frequency as skin effect comes into play.

The problem is most obvious in inverting drivers where the input and output currents are in phase so that any attempt to raise the driver's input voltage (in order to turn the driver's load off) is countered by the voltage developed on the common ground path as the driver attempts to do what it was supposed to. It takes very little common ground path, under these circumstances, to alter circuit operation drastically.

## Output Lead Inductance

The same descriptions just given for PCB land inductance apply equally well for the output leads from a driver to its load, except that commonly the load is located much further away from the driver than the driver's ground bus.
Generally, the best way to treat the output lead inductance problem, when distances greater than $4 \mathrm{~cm}\left(2^{\prime \prime}\right)$ are involved, requires treating the output leads as a transmission line. Unfortunately, as both the output impedance of the driver and the input impedance of the MOSFET gate are at least an order of magnitude lower than the impedance of common coax, using coax is seldom a cost-effective solution. A twisted pair works about as well, is generally lower in cost, and allows use of a wider variety of connectors. The second wire of the
twisted pair should carry common from as close as possible to the ground pin of the driver directly to the ground terminal of the load. Do not use a twisted pair where the second wire in the pair is the output of the other driver, as this will not provide a complete current path for either driver. Likewise, do not use a twisted triad with two outputs and a common return unless both of the loads to be driver are mounted extremely close to each other, and you can guarantee that they will never be switching at the same time.

For output leads on a printed circuit, the general rule is to make them as short and as wide as possible. The lands should also be treated as transmission lines: i.e. minimize sharp bends, or narrowings in the land, as these will cause ringing. For a rough estimate, on a 1.59 mm ( $0.062^{\prime \prime}$ ) thick G-10 PCB a pair of opposing lands each $2.36 \mathrm{~mm}(0.093$ ") wide translates to a characteristic impedance of about $50 \Omega$. Half that width suffices on a $0.787 \mathrm{~mm}\left(0.031{ }^{\prime \prime}\right)$ thick board. For accurate impedance matching with a MIC4423/24/25 driver, on a $1.59 \mathrm{~mm}(0.062$ ") board a land width of 42.75 mm (1.683") would be required, due to the low impedance of the driver and (usually) its load. This is obviously impractical under most circumstances. Generally the tradeoff point between lands and wires comes when lands narrower than 3.18 mm ( 0.125 ") would be required on a $1.59 \mathrm{~mm}\left(0.062{ }^{\prime \prime}\right)$ board.

To obtain minimum delay between the driver and the load, it is considered best to locate the driver as close as possible to the load (using adequate bypassing). Using matching transformers at both ends of a piece of coax, or several matched lengths of coax between the driver and the load, works in theory, but is not optimum.

## Driving At Controlled Rates

Occasionally there are situations where a controlled rise or fall time (which may be considerably longer than the normal rise or fall time of the driver's output) is desired for a load. In such cases it is still prudent to employ best possible practice in terms of bypassing, grounding and PCB layout, and then reduce the switching speed of the load (NOT the driver) by adding a noninductive series resistor of appropriate value between the output of the driver and the load. For situations where only rise or only fall should be slowed, the resistor can be paralleled with a fast diode so that switching in the other direction remains fast. Due to the Schmitt-trigger action of the driver's input it is not possible to slow the rate of rise (or fall) of the driver's input signal to achieve slowing of the output.

## Input Stage

The input stage of the MIC4423/24/25 consists of a singleMOSFET class A stage with an input capacitance of $\leq 38 \mathrm{pF}$. This capacitance represents the maximum load from the driver that will be seen by its controlling logic. The drain load on the input MOSFET is a $-2 m A$ current source. Thus, the quiescent current drawn by the driver varies, depending on the logic state of the input.

Following the input stage is a buffer stage which provides $\sim 400 \mathrm{mV}$ of hysteresis for the input, to prevent oscillations
when slowly-changing input signals are used or when noise is present on the input. Input voltage switching threshold is approximately 1.5 V which makes the driver directly compatible with TTL signals, or with CMOS powered from any supply voltage between 3 V and 15 V .

The MIC4423/24/25 drivers can also be driven directly by the SG1524/25/26/27, TL494/95, TL594/95, NE5560/61/62/68, TSC170, MIC38C42, and similar switch mode power supply ICs. By relocating the main switch drive function into the driver rather than using the somewhat limited drive capabilities of a PWM IC. The PWM IC runs cooler, which generally improves its performance and longevity, and the main switches switch faster, which reduces switching losses and increase system efficiency.

The input protection circuitry of the MIC4423/24/25, in addition to providing 2 kV or more of ESD protection, also works to prevent latchup or logic upset due to ringing or voltage spiking on the logic input terminal. In most CMOS devices when the logic input rises above the power supply terminal, or descends below the ground terminal, the device can be destroyed or rendered inoperable until the power supply is cycled OFF and ON. The MIC4423/24/25 drivers have been designed to prevent this. Input voltages excursions as great as 5 V below ground will not alter the operation of the device. Input excursions above the power supply voltage will result in the excess voltage being conducted to the power supply terminal of the IC. Because the excess voltage is simply conducted to the power terminal, if the input to the driver is left in a high state when the power supply to the driver is turned off, currents as high as 30 mA can be conducted through the driver from the input terminal to its power supply terminal. This may overload the output of whatever is driving the driver, and may cause other devices that share the driver's power supply, as well as the driver, to operate when they are assumed to be off, but it will not harm the driver itself. Excessive input voltage will also slow the driver down, and result in much longer internal propagation delays within the drivers. $\mathrm{T}_{\mathrm{D} 2}$, for example, may increase to several hundred nanoseconds. In general, while the driver will accept this sort of misuse without damage, proper termination of the line feeding the driver so that line spiking and ringing are minimized, will always result in faster and more reliable operation of the device, leave less EMI to be filtered elsewhere, be less stressful to other components in the circuit, and leave less chance of unintended modes of operation.

## Power Dissipation

CMOS circuits usually permit the user to ignore power dissipation. Logic families such as 4000 series and 74Cxxx have outputs which can only source or sink a few milliamps of current, and even shorting the output of the device to ground or $\mathrm{V}_{\text {CC }}$ may not damage the device. CMOS drivers, on the other hand, are intended to source or sink several Amps of current. This is necessary in order to drive large capacitive loads at frequencies into the megahertz range. Package power dissipation of driver ICs can easily be exceeded when driving large loads at high frequencies. Care must therefore be paid to device dissipation when operating in this domain.

The Supply Current vs Frequency and Supply Current vs Load characteristic curves furnished with this data sheet aid in estimating power dissipation in the driver. Operating frequency, power supply voltage, and load all affect power dissipation.
Given the power dissipation in the device, and the thermal resistance of the package, junction operating temperature for any ambient is easy to calculate. For example, the thermal resistance of the 8 -pin CerDIP package, from the datasheet, is $150^{\circ} \mathrm{C} / \mathrm{W}$. In a $25^{\circ} \mathrm{C}$ ambient, then, using a maximum junction temperature of $150^{\circ} \mathrm{C}$, this package will dissipate 800 mW .

Accurate power dissipation numbers can be obtained by summing the three sources of power dissipation in the device:

- Load power dissipation (PL)
- Quiescent power dissipation $\left(\mathrm{PQ}_{\mathrm{Q}}\right)$
- Transition power dissipation ( $\mathrm{P}_{\mathrm{T}}$ )

Calculation of load power dissipation differs depending on whether the load is capacitive, resistive or inductive.

## Resistive Load Power Dissipation

Dissipation caused by a resistive load can be calculated as:

$$
P_{L}=I^{2} R_{O} D
$$

where:
$\mathrm{I}=$ the current drawn by the load
$\mathrm{R}_{\mathrm{O}}=$ the output resistance of the driver when the output is high, at the power supply voltage used (See characteristic curves)
$D=$ fraction of time the load is conducting (duty cycle)

## Capacitive Load Power Dissipation

Dissipation caused by a capacitive load is simply the energy placed in, or removed from, the load capacitance by the driver. The energy stored in a capacitor is described by the equation:

$$
E=1 / 2 C V^{2}
$$

As this energy is lost in the driver each time the load is charged or discharged, for power dissipation calculations the $1 / 2$ is removed. This equation also shows that it is good practice not to place more voltage in the capacitor than is necessary, as dissipation increases as the square of the voltage applied to the capacitor. For a driver with a capacitive load:

$$
P_{L}=F C\left(V_{S}\right)^{2}
$$

where:

$$
\begin{aligned}
\mathrm{F} & =\text { Operating Frequency } \\
\mathrm{C} & =\text { Load Capacitance } \\
\mathrm{V}_{\mathrm{S}} & =\text { Driver Supply Voltage }
\end{aligned}
$$

## Inductive Load Power Dissipation

For inductive loads the situation is more complicated. For the part of the cycle in which the driver is actively forcing current into the inductor, the situation is the same as it is in the resistive case:

$$
P_{L 1}=I^{2} R_{O} D
$$

However, in this instance the RO required may be either the on resistance of the driver when its output is in the high state, or its on resistance when the driver is in the low state, depending on how the inductor is connected, and this is still only half the story. For the part of the cycle when the inductor is forcing current through the driver, dissipation is best described as

$$
P_{L 2}=I V_{D}(1-D)
$$

where $V_{D}$ is the forward drop of the clamp diode in the driver (generally around 0.7 V ). The two parts of the load dissipation must be summed in to produce $P_{L}$

$$
P_{L}=P_{L 1}+P_{L 2}
$$

## Quiescent Power Dissipation

Quiescent power dissipation $\left(\mathrm{P}_{\mathrm{Q}}\right.$, as described in the input section) depends on whether the input is high or low. A low input will result in a maximum current drain (per driver) of $\leq 0.2 \mathrm{~mA}$; a logic high will result in a current drain of $\leq 2.0 \mathrm{~mA}$. Quiescent power can therefore be found from:

$$
P_{Q}=V_{S}\left[D I_{H}+(1-D) I_{L}\right]
$$

where:

$$
\begin{aligned}
I_{H} & =\text { quiescent current with input high } \\
I_{L} & =\text { quiescent current with input low } \\
D & =\text { fraction of time input is high (duty cycle) } \\
V_{S} & =\text { power supply voltage }
\end{aligned}
$$

## Transition Power Dissipation

Transition power is dissipated in the driver each time its output changes state, because during the transition, for a very brief interval, both the N - and P -channel MOSFETs in the output totem-pole are ON simultaneously, and a current is conducted through them from $\mathrm{V}_{\mathrm{S}}$ to ground. The transition power dissipation is approximately:

$$
\mathrm{P}_{\mathrm{T}}=\mathrm{F} \mathrm{~V}_{\mathrm{S}}(\mathrm{~A} \cdot \mathrm{~s})
$$

where (A•s) is a time-current factor derived from Figure 2.
Total power (PD) then, as previously described is just

$$
P_{D}=P_{L}+P_{Q}+P_{T}
$$

Examples show the relative magnitude for each term.
EXAMPLE 1: A MIC4423 operating on a 12 V supply driving two capacitive loads of 3000 pF each, operating at 250 kHz , with a duty cycle of $50 \%$, in a maximum ambient of $60^{\circ} \mathrm{C}$.
First calculate load power loss:

$$
\begin{aligned}
\mathrm{P}_{\mathrm{L}} & =\mathrm{F} \times \mathrm{C} \times(\mathrm{V} \mathrm{~S})^{2} \\
\mathrm{P}_{\mathrm{L}} & =250,000 \times\left(3 \times 10^{-9}+3 \times 10^{-9}\right) \times 12^{2} \\
& =0.2160 \mathrm{~W}
\end{aligned}
$$

Then transition power loss:

$$
\begin{aligned}
& \mathrm{P}_{\mathrm{T}}=\mathrm{F} \times \mathrm{V}_{\mathrm{S}} \times(\mathrm{A} \cdot \mathrm{~S}) \\
& =250,000 \cdot 12 \cdot 2.2 \times 10^{-9}=6.6 \mathrm{~mW}
\end{aligned}
$$

Then quiescent power loss:

$$
\begin{aligned}
P_{Q} & =V_{S} \times\left[D \times I_{H}+(1-\mathrm{D}) \times \mathrm{I}_{\mathrm{L}}\right] \\
& =12 \times[(0.5 \times 0.0035)+(0.5 \times 0.0003)] \\
& =0.0228 \mathrm{~W}
\end{aligned}
$$

Total power dissipation, then, is:

$$
\begin{aligned}
\mathrm{PD}_{\mathrm{D}} & =0.2160+0.0066+0.0228 \\
& =0.2454 \mathrm{~W}
\end{aligned}
$$

Assuming an SOIC package, with an $\mathrm{R}_{\theta \mathrm{J}-\mathrm{A}}$ of $120^{\circ} \mathrm{C} / \mathrm{W}$, this will result in the junction running at:

$$
0.2454 \times 120=29.4^{\circ} \mathrm{C}
$$

above ambient, which, given a maximum ambienttemperature of $60^{\circ} \mathrm{C}$, will result in a maximum junction temperature of $89.4^{\circ} \mathrm{C}$.

EXAMPLE 2: A MIC4424 operating on a 15 V input, with one driver driving a $50 \Omega$ resistive load at 1 MHz , with a duty cycle of $67 \%$, and the other driver quiescent, in a maximum ambient temperature of $40^{\circ} \mathrm{C}$ :

$$
P_{L}=I^{2} \times R_{O} \times D
$$

First, l O must be determined.

$$
I_{O}=V_{S} /\left(R_{O}+R_{L O A D}\right)
$$

Given $\mathrm{R}_{\mathrm{O}}$ from the characteristic curves then,

$$
\begin{aligned}
& \mathrm{IO}=15 /(3.3+50) \\
& \mathrm{I}=0.281 \mathrm{~A}
\end{aligned}
$$

and:

$$
\begin{aligned}
\mathrm{P}_{\mathrm{L}} & =(0.281)^{2} \times 3.3 \times 0.67 \\
& =0.174 \mathrm{~W} \\
\mathrm{P}_{\mathrm{T}} & =\mathrm{F} \times \mathrm{V}_{\mathrm{S}} \times(\mathrm{A} \cdot \mathrm{~s}) / 2
\end{aligned}
$$

(because only one side is operating)

$$
\begin{aligned}
& =\left(1,000,000 \times 15 \times 3.3 \times 10^{-9}\right) / 2 \\
& =0.025 \mathrm{~W}
\end{aligned}
$$

and:

$$
\begin{aligned}
\mathrm{P}_{\mathrm{Q}}= & 15 \times[(0.67 \times 0.00125)+(0.33 \times 0.000125)+ \\
& (1 \times 0.000125)]
\end{aligned}
$$

(this assumes that the unused side of the driver has its input grounded, which is more efficient)

$$
=0.015 \mathrm{~W}
$$

then:

$$
\begin{aligned}
P_{D} & =0.174+0.025+0.0150 \\
& =0.213 \mathrm{~W}
\end{aligned}
$$

In a ceramic package with an $\mathrm{R}_{\theta \mathrm{J}-\mathrm{A}}$ of $100^{\circ} \mathrm{C} / \mathrm{W}$, this amount of power results in a junction temperature given the maximum $40^{\circ} \mathrm{C}$ ambient of:

$$
(0.213 \times 100)+40=61.4^{\circ} \mathrm{C}
$$

The actual junction temperature will be lower than calculated both because duty cycle is less than $100 \%$ and because the graph lists $\mathrm{R}_{\mathrm{DS}(\text { on) }}$ at a $\mathrm{T}_{\mathrm{J}}$ of $125^{\circ} \mathrm{C}$ and the $\mathrm{R}_{\mathrm{DS}(\text { (on) }}$ at $61^{\circ} \mathrm{C}$ $T_{J}$ will be somewhat lower.

## Definitions

$C_{L}=$ Load Capacitance in Farads.
$D=$ Duty Cycle expressed as the fraction of time the input to the driver is high.
$\mathrm{F}=$ Operating Frequency of the driver in Hertz
$\mathrm{I}_{\mathrm{H}}=$ Power supply current drawn by a driver when both inputs are high and neither output is loaded.
$\mathrm{L}=$ Power supply current drawn by a driver when both inputs are low and neither output is loaded.
$I_{D}=$ Output current from a driver in Amps.
$\mathrm{P}_{\mathrm{D}}=$ Total power dissipated in a driver in Watts.
$P_{L}=$ Power dissipated in the driver due to the driver's load in Watts.
$\mathrm{P}_{\mathrm{Q}}=$ Power dissipated in a quiescent driver in Watts.
$\mathrm{P}_{\mathrm{T}}=$ Power dissipated in a driver when the output changes states ("shoot-through current") in Watts. NOTE: The "shoot-through" current from a dual transition (once up, once down) for both drivers is stated in the graph on the following page in ampere-nanoseconds. This figure must be multiplied by the number of repetitions per second (frequency to find Watts).
$\mathrm{R}_{\mathrm{O}}=$ Output resistance of a driver in Ohms.
$\mathrm{V}_{\mathrm{S}}=$ Power supply voltage to the IC in Volts.


NOTE: THE VALUES ON THIS GRAPH REPRESENT THE LOSS SEEN BY BOTH DRIVERS IN A PACKAGE DURING ONE COMPLETE CYCLE. FOR A SINGLE DRIVER DIVIDE THE STATED VALUES BY 2. FOR A SINGLE TRANSITION OF A SINGLE DRIVER, DIVIDE THE STATED VALUE BY 4.

Figure 2.

## Pin Configuration



8-pin DIP ( $\mathrm{N}, \mathrm{J}$ )


16-lead Wide SOIC (WM)

## Driver Configuration



## WM Package Note

Duplicate GND, VS, OUTA, and OUTB pins must be externally connected together.

## Dual 1.5A-Peak Low-Side MOSFET Driver

## Bipolar/CMOS/DMOS Process

## General Description

The MIC4426/4427/4428 family are highly reliable BiCMOS/ DMOS buffer/driver/MOSFET drivers. They are pin compatible improved versions of the MIC426/427/428 family of buffer/ drivers and are capable of giving reliable service in more demanding electrical environments. They will not latch under any conditions within their power and voltage ratings. They are not subject to damage when up to 5 V of noise spiking, of either polarity, occurs on the ground pin. They can accept, without either damage or logic upset, up to half an amp of reverse current (of either polarity) being forced back into their outputs.
The MIC4426/4427/4428 series drivers are easier to use, more flexible in operation, and more forgiving than other CMOS or bipolar drivers currently available. Their BiCMOS/ DMOS construction dissipates minimum power, and provides rail-to-rail voltage swings.

Primarily intended for driving power MOSFETs, the MIC4426/ 4427/4428 drivers are suitable for driving other loads (capacitive, resistive, or inductive) which require lowimpedance, high peak currents, and fast switching times. Heavily loaded clock lines, coaxial cables, or piezoelectric transducers are some examples. The only known limitation on loading is that total power dissipated in the driver must be kept within the maximum power dissipation limits of the package.

## Features

- Built using reliable, low power Bipolar/CMOS/DMOS processes
- Latch-Up Protected:Withstands >500mA Reverse Current
- Logic Input Will Withstand Negative Swing Up to 5V
- High Peak Output Current .......................... 1.5A Peak
- Wide Operating Range ............................. 4.5V to 18 V
- High Capacitive Load

Drive Capability $\qquad$ 1000 pF in 25 ns

- Short Delay Times $\qquad$ <40ns typ.
- Consistent Delay Times with Changes in Supply Voltage
- Matched Rise and Fall Times
- Logic High Input for Any Voltage From 2.4 V to $\mathrm{V}_{\mathrm{S}}$
- Logic Input Threshold Independent of Supply Voltage
- Low Equivalent Input Capacitance (typ) 6pF
- Low Supply Current

4 mA with Logic 1 Inputs
$400 \mu \mathrm{~A}$ with Logic 0 Inputs

- Low Output Impedance $7 \Omega$
- Output Voltage Swing to Within 25 mV of Ground or $\mathrm{V}_{\mathrm{S}}$
- Pin-Out Same as MIC426/427/428
- Available in Inverting, Non-Inverting, and Differential Configurations
- ESD Protected
- MIL-STD-883 Method 5004/5005 version available


## Functional Diagram



Ground Unused Inputs

## Ordering Information

| Part Number | Configuration | Temperature Range | Package |
| :---: | :---: | :---: | :---: |
| MIC4426CM MIC4426BM | Dual Inverting | $\begin{gathered} 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ -40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \end{gathered}$ | 8-Pin SOIC |
| MIC4426BMM | Dual Inverting | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Pin MM8 ${ }^{\text {TM }}$ |
| MIC4426CN <br> MIC4426BN | Dual Inverting | $\begin{gathered} 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ -40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \end{gathered}$ | 8-Pin Plastic DIP |
| $\begin{aligned} & \text { MIC4426AJ } \\ & 5962-8850307 \text { PA }^{1} \end{aligned}$ | Dual Inverting | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-Pin CerDIP |
| MIC4427CM MIC4427BM | Dual Noninverting | $\begin{gathered} 0^{\circ} \mathrm{C} \text { to } 70^{\circ} \mathrm{C} \\ -40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \end{gathered}$ | 8-Pin SOIC |
| MIC4427BMM | Dual Noninverting | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Pin MM8 ${ }^{\text {TM }}$ |
| MIC4427CN <br> MIC4427BN | Dual Noninverting | $\begin{gathered} 0^{\circ} \mathrm{C} \text { to } 70^{\circ} \mathrm{C} \\ -40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \end{gathered}$ | 8-Pin PlasticDIP |
| $\begin{aligned} & \text { MIC4427AJ } \\ & \text { 5962-8850308PA² } \end{aligned}$ | Dual Noninverting | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-Pin CerDIP |
| MIC4428CM MIC4428BM | Noninverting + Inverting | $\begin{gathered} 0^{\circ} \mathrm{C} \text { to } 70^{\circ} \mathrm{C} \\ -40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \end{gathered}$ | 8-Pin SOIC |
| MIC4428BMM | Noninverting + Inverting | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-lead MSOP |
| MIC4428CN <br> MIC4428BN | Noninverting + Inverting | $\begin{gathered} 0^{\circ} \mathrm{C} \text { to } 70^{\circ} \mathrm{C} \\ -40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \end{gathered}$ | 8-Pin PlasticDIP |
| $\begin{aligned} & \text { MIC4428AJ } \\ & 5962-8850309 \text { PA }^{3} \end{aligned}$ | Noninverting + Inverting | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-Pin CerDIP |

${ }^{1}$ Standard Military Drawing number for MIC4426AJBQ
${ }^{2}$ Standard Military Drawing number for MIC4427AJBQ
${ }^{3}$ Standard Military Drawing number for MIC4428AJBQ


## MIC4426/4427/4428 Electrical Characteristics:

Specifications measured at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ with $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}} \leq 18 \mathrm{~V}$ unless otherwise specified.

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INPUT |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Logic 1 Input Voltage |  | 2.4 | 1.4 |  | V |
| $\mathrm{V}_{\text {IL }}$ | Logic 0 Input Voltage |  |  | 1.1 | 0.8 | V |
| IIN | Input Current | $0 \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\text {S }}$ | -1 |  | 1 | $\mu \mathrm{A}$ |
| OUTPUT |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{OH}}$ | High Output Voltage |  | $V_{S}-0.025$ |  |  | V |
| VOL | Low Output Voltage |  |  |  | 0.025 | V |
| $\mathrm{RO}_{\mathrm{O}}$ | Output Resistance | l OUT $=10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{S}}=18 \mathrm{~V}$ |  | 6 | 10 | $\Omega$ |
| IPK | Peak Output Current |  |  | 1.5 |  | A |
| I | Latch-Up Protection <br> Withstand Reverse Current |  | >500 |  |  | mA |

## SWITCHING TIME

| $T_{R}$ | Rise Time | Test Figure 1 | 18 | 30 | ns |
| :--- | :--- | :--- | :--- | :--- | :---: |
| $T_{F}$ | Fall Time | Test Figure 1 | 23 | 30 | ns |
| $\mathrm{~T}_{\mathrm{D} 1}$ | Delay Tlme | Test Flgure 1 | 17 | 30 | ns |
| $T_{D 2}$ | Delay Time | Test Figure 1 | 23 | 50 | ns |

## POWER SUPPLY

| IS | Power Supply Current | $V_{I N}=3.0 \mathrm{~V}$ (Both Inputs) | 1.4 | 4.5 | mA |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :---: |
| IS | Power Supply Current | $\mathrm{V}_{\mathrm{IN}}=0.0 \mathrm{~V}$ (Both Inputs) |  | 0.18 | 0.4 | mA |

## MIC4426/4427/4428 Electrical Characteristics:

Specifications measured over operating temperature range with $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}} \leq 18 \mathrm{~V}$ unless otherwise specified.

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INPUT |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Logic 1 Input Voltage |  | 2.4 | 1.5 |  | V |
| VIL | Logic 0 Input Voltage |  |  | 1.0 | 0.8 | V |
| IIN | Input Current | $0 \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\text {S }}$ | -1 |  | 1 | $\mu \mathrm{A}$ |
| OUTPUT |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{OH}}$ | High Output Voltage |  | $\mathrm{V}_{\mathrm{S}}-0.025$ |  |  | V |
| V ${ }_{\text {OL }}$ | Low Output Voltage |  |  |  | 0.025 | V |
| $\mathrm{R}_{\mathrm{O}}$ | Output Resistance | l OUT $=10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{S}}=18 \mathrm{~V}$ |  | 8 | 12 | $\Omega$ |

MIC4426/4427/4428 Electrical Characteristics:
Specifications measured over operating temperature range with $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}} \leq 18 \mathrm{~V}$ unless otherwise specified.

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| OUTPUT |  |  |  |  |  |  |
| IPK | Peak Output Current |  |  | 1.5 |  | A |
| I | Latch-Up Protection <br> Withstand Reverse Current |  | $>500$ |  |  | mA |

## SWITCHING TIME

| $T_{R}$ | Rise Time | Test Figure 1 | 20 | 40 | ns |
| :--- | :--- | :--- | :--- | :--- | :---: |
| $\mathrm{~T}_{\mathrm{F}}$ | Fall Time | Test Figure 1 | 29 | 40 | ns |
| $\mathrm{~T}_{\mathrm{D} 1}$ | Delay Tlme | Test Flgure 1 | 19 | 40 | ns |
| $\mathrm{~T}_{\mathrm{D} 2}$ | Delay Time | Test Figure 1 | 27 | 60 | ns |

POWER SUPPLY

| IS | Power Supply Current | $\mathrm{V}_{\mathrm{IN}}=3.0 \mathrm{~V}$ (Both Inputs) | 1.5 | 8 | mA |  |
| :--- | :--- | :--- | :--- | :--- | :---: | :---: |
| IS | Power Supply Current | $\mathrm{V}_{\mathrm{IN}}=0.0 \mathrm{~V}$ (Both Inputs) |  | 0.19 | 0.6 | mA |

Note 1: Functional operation above the absolute maximum stress ratings is not implied.
Note 2: Static Sensitive device. Store only in conductive containers. Handling personnel and equipment should be grounded to prevent static damage.

## Test Circuits




Figure 1. Inverting Driver Switching Time


Figure 2. Noninverting Driver Switching Time

## Pin Configuration



## Typical Characteristic Curves



Delay Time vs. Temperature



Delay Time vs. Supply Voltage


Supply Current vs. Capacitive Load


High Output vs. Current


Rise and Fall Time vs. Temperature


Rise and Fall Time vs. Capacitive Load


Low Output vs. Current


## Typical Characteristic Curves (Continued)





## Crossover Energy Loss



Note: The values on this graph represent the loss seen by a single transition of a single driver. For a complete cycle of a single driver multiply the stated value by 2 .


## General Description

MIC4451 and MIC4452 CMOS MOSFET drivers are tough, efficient, and easy to use. The MIC4451 is an inverting driver, while the MIC4452 is a non-inverting driver.

Both versions are capable of 12A (peak) output and can drive the largest MOSFETs with an improved safe operating margin. The MIC4451/4452 accepts any logic input from 2.4 V to $\mathrm{V}_{\mathrm{S}}$ without external speed-up capacitors or resistor networks. Proprietary circuits allow the input to swing negative by as much as 5 V without damaging the part. Additional circuits protect against damage from electrostatic discharge.
MIC4451/4452 drivers can replace three or more discrete components, reducing PCB area requirements, simplifying product design, and reducing assembly cost.
Modern Bipolar/CMOS/DMOS construction guarantees freedom from latch-up. The rail-to-rail swing capability of CMOS/ DMOS insures adequate gate voltage to the MOSFET during power up/down sequencing. Since these devices are fabricated on a self-aligned process, they have very low crossover current, run cool, use little power, and are easy to drive.

## Features

- BiCMOS/DMOS Construction
- Latch-Up Proof: Fully Isolated Process is Inherently Immune to Any Latch-up.
- Input Will Withstand Negative Swing of Up to 5 V
- Matched Rise and Fall Times 25ns
- High Peak Output Current ........................... 12A Peak
- Wide Operating Range ............................. 4.5V to 18 V
- High Capacitive Load Drive ..........................62,000pF
- Low Delay Time .......................................... 30ns Typ.
- Logic High Input for Any Voltage from 2.4V to $\mathrm{V}_{\mathrm{S}}$
- Low Supply Current..............450 4 A With Logic 1 Input
- Low Output Impedance ....................................... $1.0 \Omega$
- Output Voltage Swing to Within 25 mV of GND or $\mathrm{V}_{\mathrm{S}}$
- MIL-STD-883 Method 5004/5005 Version Available
- Low Equivalent Input Capacitance (typ) .................7pF


## Applications

- Switch Mode Power Supplies
- Motor Controls
- Pulse Transformer Driver
- Class D Switching Amplifiers
- Line Drivers
- Driving MOSFET or IGBT Parallel Chip Modules
- Local Power ON/OFF Switch
- Pulse Generators


## Functional Diagram



Ground Unused Inputs

## Ordering Information

| Part No. | Temperature Range | Package | Configuration |
| :---: | :---: | :---: | :---: |
| MIC4451BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Pin PDIP | Inverting |
| MIC4451BM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Pin SOIC | Inverting |
| MIC4451AJ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-Pin CerDIP | Inverting |
| $5962-8877004$ PA $^{1}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-Pin CerDIP | Inverting |
| $5962-8877004 \mathrm{HA}^{2}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 10-Pin CerPak | Inverting |
| MIC4451CT | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 5-Pin TO-220 | Inverting |
| MIC4452BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Pin PDIP | Non-Inverting |
| MIC4452BM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Pin SOIC | Non-Inverting |
| MIC4452AJ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-Pin CerDIP | Non-Inverting |
| $5962-8877005$ PA $^{3}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-Pin CerDIP | Non-Inverting |
| $5962-8877005 \mathrm{HA}^{4}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 10-Pin CerPak | Non-Inverting |
| MIC4452CT | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 5-Pin TO-220 | Non-Inverting |

${ }^{1}$ Standard Military Drawing number for MIC4451AJBQ
2 Standard Military Drawing number for MIC4451AWBQ
3 Standard Military Drawing number for MIC4452AJBQ
4 Standard Military Drawing number for MIC4452AWBQ

## Pin Configurations



Absolute Maximum Ratings (Notes 1, 2 and 3)

Power Dissipation, $\mathrm{T}_{\text {AMBIENT }} \leq 25^{\circ} \mathrm{C}$ PDIP
SOIC
CerDIP
5-Pin TO-220
Power Dissipation, $\mathrm{T}_{\text {CASE }} \leq 25^{\circ} \mathrm{C}$
5-Pin TO-220
Derating Factors (To Ambient)
PDIP
SOIC
CerDIP
5-Pin TO-220

960 mW
1040 mW
1250 mW
2W
12.5W
$7.7 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$
$8.3 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$
$10 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$
$17 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$

Thermal Impedances (To Case)
5-Pin TO-220 R 日JC $^{10^{\circ} \mathrm{C} / \mathrm{W}}$
Storage Temperature $\quad-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Operating Temperature (Chip) $150^{\circ} \mathrm{C}$
Operating Temperature (Ambient)
C Version
B Version
A Version
Lead Temperature ( 10 sec )
Supply Voltage
Input Voltage Input Current $\left(\mathrm{V}_{\mathrm{IN}}>\mathrm{V}_{\mathrm{S}}\right)$
$0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
$-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$300^{\circ} \mathrm{C}$
20V
$\mathrm{V}_{\mathrm{S}}+0.3 \mathrm{~V}$ to $\mathrm{GND}-5 \mathrm{~V}$
50 mA

## Electrical Characteristics:

( $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ with $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}} \leq 18 \mathrm{~V}$ unless otherwise specified.)

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INPUT |  |  |  |  |  |  |
| $\mathrm{V}_{1 \mathrm{H}}$ | Logic 1 Input Voltage |  | 2.4 | 1.3 |  | V |
| $\mathrm{V}_{\text {IL }}$ | Logic 0 Input Voltage |  |  | 1.1 | 0.8 | V |
| $\mathrm{V}_{\text {IN }}$ | Input Voltage Range |  | -5 |  | $\mathrm{V}_{\mathrm{S}^{+} .3}$ | V |
| $\mathrm{I}_{\mathrm{IN}}$ | Input Current | $0 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\text {S }}$ | -10 |  | 10 | $\mu \mathrm{A}$ |

## OUTPUT

| $\mathrm{V}_{\mathrm{OH}}$ | High Output Voltage | See Figure 1 | $\mathrm{~V}_{\mathrm{S}^{-} .025}$ |  |  | V |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{~V}_{\mathrm{OL}}$ | Low Output Voltage | See Figure 1 |  |  | .025 | V |
| $\mathrm{R}_{\mathrm{O}}$ | Output Resistance, <br> Output High | $\mathrm{I}_{\text {OUT }}=10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{S}}=18 \mathrm{~V}$ |  | 0.6 | 1.5 | $\Omega$ |
| $\mathrm{R}_{\mathrm{O}}$ | Output Resistance, <br> Output Low | $\mathrm{I}_{\text {OUT }}=10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{S}}=18 \mathrm{~V}$ |  | 1.5 | $\Omega$ |  |
| $\mathrm{I}_{\mathrm{PK}}$ | Peak Output Current | $\mathrm{V}_{\mathrm{S}}=18 \mathrm{~V}($ See Figure 6) | 12 |  | A |  |
| $\mathrm{I}_{\mathrm{DC}}$ | Continuous Output Current |  | 2 |  |  | A |
| $\mathrm{I}_{\mathrm{R}}$ | Latch-Up Protection <br> Withstand Reverse Current | Duty Cycle $\leq 2 \%$ <br> $\mathrm{t} \leq 300 \mu \mathrm{~s}$ | $>1500$ |  |  | mA |

## SWITCHING TIME (Note 3)

| $t_{R}$ | Rise Time | Test Figure 1, $\mathrm{C}_{\mathrm{L}}=15,000 \mathrm{pF}$ | 20 | 40 | ns |  |
| :---: | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{t}_{\mathrm{F}}$ | Fall Time | Test Figure 1, $\mathrm{C}_{\mathrm{L}}=15,000 \mathrm{pF}$ |  | 24 | 50 | ns |
| $\mathrm{t}_{\mathrm{D} 1}$ | Delay Time | Test Figure 1 |  | 15 | 30 | ns |
| $\mathrm{t}_{\mathrm{D} 2}$ | Delay Time | Test Figure 1 |  | 35 | 60 | ns |

## Power Supply

| $\mathrm{I}_{\mathrm{S}}$ | Power Supply Current | $\mathrm{V}_{\mathbb{I N}}=3 \mathrm{~V}$ <br> $\mathrm{~V}_{\mathrm{IN}}=0 \mathrm{~V}$ |  | 0.4 | 1.5 | mA |
| :--- | :--- | :--- | :--- | :--- | :--- | :---: |
|  |  |  | 4.5 |  | 18 | V |
| $\mathrm{~V}_{\mathrm{S}}$ | Operating Input Voltage |  |  |  |  |  |

## Electrical Characteristics:

(Over operating temperature range with $4.5 \mathrm{~V}<\mathrm{V}_{\mathrm{S}}<18 \mathrm{~V}$ unless otherwise specified.)

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| INPUT |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Logic 1 Input Voltage |  | 2.4 | 1.4 |  | V |
| $\mathrm{~V}_{\mathrm{IL}}$ | Logic 0 Input Voltage |  |  | 1.0 | 0.8 | V |
| $\mathrm{~V}_{\mathrm{IN}}$ | Input Voltage Range |  | -5 |  | $\mathrm{~V}_{\mathrm{S}}+.3$ | V |
| $\mathrm{I}_{\mathrm{IN}}$ | Input Current | $0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{S}}$ | -10 |  | 10 | $\mu \mathrm{~A}$ |

OUTPUT

| $\mathrm{V}_{\mathrm{OH}}$ | High Output Voltage | Figure 1 | $\mathrm{~V}_{\mathrm{S}^{-} .025}$ |  |  |
| :--- | :--- | :--- | :--- | :---: | :---: |
| $\mathrm{~V}_{\mathrm{OL}}$ | Low Output Voltage | Figure 1 |  | V |  |
| $\mathrm{R}_{\mathrm{O}}$ | Output Resistance, <br> Output High | IOUT $=10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{S}}=18 \mathrm{~V}$ | 0.025 | V |  |
| $\mathrm{R}_{\mathrm{O}}$ | Output Resistance, <br> Output Low | IOUT $=10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{S}}=18 \mathrm{~V}$ | 2.2 | $\Omega$ |  |


| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SWITCHING TIME (Note 3) |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{R}}$ | Rise Time | Figure 1, $\mathrm{C}_{\mathrm{L}}=15,000 \mathrm{pF}$ |  | 23 | 50 | ns |
| $\mathrm{t}_{\mathrm{F}}$ | Fall Time | Figure 1, $\mathrm{C}_{\mathrm{L}}=15,000 \mathrm{pF}$ |  | 30 | 60 | ns |
| $\mathrm{t}_{\mathrm{D} 1}$ | Delay Time | Figure 1 |  | 20 | 40 | ns |
| $\mathrm{t}_{\mathrm{D} 2}$ | Delay Time | Figure 1 |  | 40 | 80 | ns |

POWER SUPPLY

| $\mathrm{I}_{\mathrm{S}}$ | Power Supply Current | $\mathrm{V}_{\mathrm{IN}}=3 \mathrm{~V}$ |  | 0.6 | 3 | mA |
| :--- | :--- | :--- | :--- | :---: | :---: | :---: |
|  |  | $\mathrm{~V}_{\mathrm{IN}}=0 \mathrm{~V}$ |  | 0.1 | 0.4 |  |
| $\mathrm{~V}_{\mathrm{S}}$ | Operating Input Voltage |  | 4.5 |  | 18 | V |

NOTE 1: Functional operation above the absolute maximum stress ratings is not implied.
NOTE 2: Static-sensitive device. Store only in conductive containers. Handling personnel and equipment should be grounded to prevent damage from static discharge.
NOTE 3: Switching times guaranteed by design.

## Test Circuits




Figure 1. Inverting Driver Switching Time


Figure 2. Noninverting Driver Switching Time

## Typical Characteristic Curves



Rise Time vs. Capacitive Load


Supply Current vs. Capacitive Load


Fall Time
vs. Supply Voltage


Fall Time
vs. Capacitive Load


Supply Current



Rise and Fall Times
vs. Temperature


Crossover Energy




## Typical Characteristic Curves (Cont.)



Quiescent Supply Current


Propagation Delay
vs. Input Amplitude


High-State Output Resist.


Propagation Delay vs. Temperature


Low-State Output Resist.


## Applications Information

## Supply Bypassing

Charging and discharging large capacitive loads quickly requires large currents. For example, changing a $10,000 \mathrm{pF}$ load to 18 V in 50 ns requires 3.6 A .

The MIC4451/4452 has double bonding on the supply pins, the ground pins and output pins. This reduces parasitic lead inductance. Low inductance enables large currents to be switched rapidly. It also reduces internal ringing that can cause voltage breakdown when the driver is operated at or near the maximum rated voltage.
Internal ringing can also cause output oscillation due to feedback. This feedback is added to the input signal since it is referenced to the same ground.


Figure 3. Direct Motor Drive


To guarantee low supply impedance over a wide frequency range, a parallel capacitor combination is recommended for supply bypassing. Low inductance ceramic disk capacitors with short lead lengths ( $<0.5 \mathrm{inch}$ ) should be used. A $1 \mu \mathrm{~F}$ low ESR film capacitor in parallel with two $0.1 \mu$ F low ESR ceramic capacitors, (such as AVX RAM GUARD ${ }^{\circledR}$ ), provides adequate bypassing. Connect one ceramic capacitor directly between pins 1 and 4 . Connect the second ceramic capacitor directly between pins 8 and 5 .

## Grounding

The high current capability of the MIC4451/4452 demands careful PC board layout for best performance. Since the MIC4451 is an inverting driver, any ground lead impedance will appear as negative feedback which can degrade switching speed. Feedback is especially noticeable with slow-rise time inputs. The MIC4451 input structure includes 200 mV of hysteresis to ensure clean transitions and freedom from oscillation, but attention to layout is still recommended.
Figure 5 shows the feedback effect in detail. As the MIC4451 input begins to go positive, the output goes negative and several amperes of current flow in the ground lead. As little as $0.05 \Omega$ of PC trace resistance can produce hundreds of millivolts at the MIC4451 ground pins. If the driving logic is referenced to power ground, the effective logic input level is reduced and oscillation may result.

To insure optimum performance, separate ground traces should be provided for the logic and power connections. Connecting the logic ground directly to the MIC4451 GND pins will ensure full logic drive to the input and ensure fast output switching. Both of the MIC4451 GND pins should, however, still be connected to power ground.

Figure 4. Self Contained Voltage Doubler

## Input Stage

The input voltage level of the MIC4451 changes the quiescent supply current. The N channel MOSFET input stage transistor drives a $320 \mu \mathrm{~A}$ current source load. With a logic "1" input, the maximum quiescent supply current is $400 \mu \mathrm{~A}$. Logic " 0 " input level signals reduce quiescent current to $80 \mu \mathrm{~A}$ typical.

The MIC4451/4452 input is designed to provide 200 mV of hysteresis. This provides clean transitions, reduces noise sensitivity, and minimizes output stage current spiking when changing states. Input voltage threshold level is approximately 1.5 V , making the device TTL compatible over the full temperature and operating supply voltage ranges. Input current is less than $\pm 10 \mu \mathrm{~A}$.
The MIC4451 can be directly driven by the TL494, SG1526/ 1527, SG1524, TSC170, MIC38C42, and similar switch mode power supply integrated circuits. By offloading the power-driving duties to the MIC4451/4452, the power supply controller can operate at lower dissipation. This can improve performance and reliability.

The input can be greater than the $\mathrm{V}_{\mathrm{S}}$ supply, however, current will flow into the input lead. The input currents can be as high as 30 mA p -p $\left(6.4 \mathrm{~mA}_{\text {RMS }}\right)$ with the input. No damage will occur to MIC4451/4452 however, and it will not latch.

The input appears as a 7 pF capacitance and does not change even if the input is driven from an AC source. While the device will operate and no damage will occur up to 25 V below the negative rail, input current will increase up to $1 \mathrm{~mA} / \mathrm{V}$ due to the clamping action of the input, ESD diode, and $1 \mathrm{k} \Omega$ resistor.

## Power Dissipation

CMOS circuits usually permit the user to ignore power dissipation. Logic families such as 4000 and 74C have outputs which can only supply a few milliamperes of current, and even shorting outputs to ground will not force enough current to destroy the device. The MIC4451/4452 on the other hand, can source or sink several amperes and drive large capacitive loads at high frequency. The package power

dissipation limit can easily be exceeded. Therefore, some attention should be given to power dissipation when driving low impedance loads and/or operating at high frequency.
The supply current vs. frequency and supply current vs capacitive load characteristic curves aid in determining power dissipation calculations. Table 1 lists the maximum safe operating frequency for several power supply voltages when driving a $10,000 \mathrm{pF}$ load. More accurate power dissipation figures can be obtained by summing the three dissipation sources.

Given the power dissipation in the device, and the thermal resistance of the package, junction operating temperature for any ambient is easy to calculate. For example, the thermal resistance of the 8 -pin CerDIP package, from the data sheet, is $100^{\circ} \mathrm{C} / \mathrm{W}$. In a $25^{\circ} \mathrm{C}$ ambient, then, using a maximum junction temperature of $125^{\circ} \mathrm{C}$, this package will dissipate 1 W .

Accurate power dissipation numbers can be obtained by summing the three sources of power dissipation in the device:

- Load Power Dissipation (PL)
- Quiescent power dissipation ( $\mathrm{PQ}_{\mathrm{Q}}$ )
- Transition power dissipation ( $\mathrm{P}_{\mathrm{T}}$ )

Calculation of load power dissipation differs depending on whether the load is capacitive, resistive or inductive.

## Resistive Load Power Dissipation

Dissipation caused by a resistive load can be calculated as:

$$
P_{L}=I^{2} R_{O} D
$$

where:
I = the current drawn by the load
$\mathrm{R}_{\mathrm{O}}=$ the output resistance of the driver when the output is high, at the power supply voltage used. (See data sheet)
$\mathrm{D}=$ fraction of time the load is conducting (duty cycle)

## Capacitive Load Power Dissipation

Dissipation caused by a capacitive load is simply the energy placed in, or removed from, the load capacitance by the

## Table 1: MIC4451 Maximum Operating Frequency



Figure 5. Switching Time Degradation Due to Negative Feedback
driver. The energy stored in a capacitor is described by the equation:

$$
E=1 / 2 C V^{2}
$$

As this energy is lost in the driver each time the load is charged or discharged, for power dissipation calculations the $1 / 2$ is removed. This equation also shows that it is good practice not to place more voltage on the capacitor than is necessary, as dissipation increases as the square of the voltage applied to the capacitor. For a driver with a capacitive load:

$$
P_{L}=F C\left(V_{S}\right)^{2}
$$

where:

$$
\begin{aligned}
\mathrm{F} & =\text { Operating Frequency } \\
\mathrm{C} & =\text { Load Capacitance } \\
\mathrm{V}_{\mathrm{S}} & =\text { Driver Supply Voltage }
\end{aligned}
$$

## Inductive Load Power Dissipation

For inductive loads the situation is more complicated. For the part of the cycle in which the driver is actively forcing current into the inductor, the situation is the same as it is in the resistive case:

$$
P_{L 1}=I^{2} R_{O} D
$$

However, in this instance the $R_{0}$ required may be either the on resistance of the driver when its output is in the high state, or its on resistance when the driver is in the low state, depending on how the inductor is connected, and this is still only half the story. For the part of the cycle when the inductor is forcing current through the driver, dissipation is best described as

$$
P_{\mathrm{L} 2}=I V_{D}(1-D)
$$

where $V_{D}$ is the forward drop of the clamp diode in the driver (generally around 0.7 V ). The two parts of the load dissipation must be summed in to produce $\mathrm{P}_{\mathrm{L}}$

$$
P_{\mathrm{L}}=\mathrm{P}_{\mathrm{L} 1}+\mathrm{P}_{\mathrm{L} 2}
$$

## Quiescent Power Dissipation

Quiescent power dissipation ( $\mathrm{P}_{\mathrm{Q}}$, as described in the input section) depends on whether the input is high or low. A low input will result in a maximum current drain (per driver) of $\leq 0.2 \mathrm{~mA}$; a logic high will result in a current drain of $\leq 3.0 \mathrm{~mA}$. Quiescent power can therefore be found from:

$$
P_{Q}=V_{S}\left[D I_{H}+(1-D) I_{L}\right]
$$

where:
$\mathrm{I}_{\mathrm{H}}=$ quiescent current with input high
$\mathrm{I}_{\mathrm{L}}=$ quiescent current with input low
$D=$ fraction of time input is high (duty cycle)
$\mathrm{V}_{\mathrm{S}}=$ power supply voltage

## Transition Power Dissipation

Transition power is dissipated in the driver each time its output changes state, because during the transition, for a very brief interval, both the N - and P-channel MOSFETs in the output totem-pole are ON simultaneously, and a current is conducted through them from $\mathrm{V}_{\mathrm{S}}$ to ground. The transition power dissipation is approximately:

$$
\mathrm{P}_{\mathrm{T}}=2 \mathrm{~F} \mathrm{~V}_{\mathrm{S}}(\mathrm{~A} \cdot \mathrm{~S})
$$

where ( $\mathrm{A} \cdot \mathrm{S}$ ) is a time-current factor derived from the typical characteristic curve "Crossover Energy vs. Supply Voltage."
Total power $\left(\mathrm{P}_{\mathrm{D}}\right)$ then, as previously described is:

$$
P_{D}=P_{L}+P_{Q}+P_{T}
$$

## Definitions

$C_{L}=$ Load Capacitance in Farads.
$D=$ Duty Cycle expressed as the fraction of time the input to the driver is high.
$\mathrm{F}=$ Operating Frequency of the driver in Hertz
$I_{H}=$ Power supply current drawn by a driver when both inputs are high and neither output is loaded.
$\mathrm{I}_{\mathrm{L}}=$ Power supply current drawn by a driver when both inputs are low and neither output is loaded.
$I_{D}=$ Output current from a driver in Amps.
$P_{D}=$ Total power dissipated in a driver in Watts.
$P_{L}=$ Power dissipated in the driver due to the driver's load in Watts.
$\mathrm{P}_{\mathrm{Q}}=$ Power dissipated in a quiescent driver in Watts.
$\mathrm{P}_{\mathrm{T}}=$ Power dissipated in a driver when the output changes states ("shoot-through current") in Watts. NOTE: The "shoot-through" current from a dual transition (once up, once down) for both drivers is stated in Figure 7 in ampere-nanoseconds. This figure must be multiplied by the number of repetitions per second (frequency) to find Watts.
$\mathrm{R}_{\mathrm{O}}=$ Output resistance of a driver in Ohms.
$V_{S}=$ Power supply voltage to the IC in Volts.


Figure 6. Peak Output Current Test Circuit

# MIC4467/4468/4469 

## Quad 1.2A-Peak Low-Side MOSFET Driver

Bipolar/CMOS/DMOS

## General Description

The MIC4467/8/9 family of 4-output CMOS buffer/drivers is an expansion from the earlier single- and dual-output drivers, to which they are functionally closely related. Because package pin count permitted it, each driver has been equipped with a 2 -input logic gate for added flexibility. Placing four highpower drivers in a single package also improves system reliability and reduces total system cost. In some applications, one of these drivers can replace not only two packages of single-input drivers, but some of the associated logic as well.

Although primarily intended for driving power MOSFETs, and similar highly capacitive loads, these drivers are equally well suited to driving any other load (capacitive, resistive, or inductive), which requires a high-efficiency, low-impedance driver capable of high peak currents, rail-to-rail voltage swings, and fast switching times. For example, heavily loaded clock lines, coaxial cables, and piezoelectric transducers can all be

## Features

- Built using reliable, low power CMOS processes
- Latchproof. Withstands 500 mA Inductive Kickback
- 3 Input Logic Choices
- Symmetrical Rise and Fall Times .......................... 25ns
- Short, Equal Delay Times ..................................... 75ns
- High Peak Output Current .....................................1.2A
- Wide Operating Range .................................. 4.5 to 18V
- Low Equivalent Input Capacitance (typ) .................. 6pF
- Inputs = Logic 1 for Any Input From 2.4 V to $\mathrm{V}_{\mathrm{S}}$
- ESD Protected


## Applications

- General-Purpose CMOS Logic Buffer
- Driving All 4 MOSFETs in an H-Bridge
- Direct Small-Motor Driver
- Relay or Peripheral Drivers
- Dual Differential Output Power Drivers
- CCD Driver
- Pin-Switching Network Driver


## Logic Diagrams


driven easily with MIC446X series drivers. The only limitation on loading is that total power dissipation in the IC must be kept within the power dissipation limits of the package.
The MIC446X series drivers are built using a BCD process. They will not latch under any conditions within their power and
voltage ratings. They are not subject to damage when up to 5 V of noise spiking (either polarity) occurs on the ground line. They can accept up to half an amp of inductive kickback current (either polarity) into their outputs without damage or logic upset.

## Ordering Information

| Part No. | Package | Temp. Range |
| :---: | :---: | :---: |
| MIC44xxCN* | 14-Pin Plastic DIP | $0^{\circ}$ to $+70^{\circ} \mathrm{C}$ |
| MIC44xxCWM* | 16-Pin Wide SOIC | $0^{\circ}$ to $+70^{\circ} \mathrm{C}$ |
| MIC44xxBN* | 14-Pin Plastic DIP | $-40^{\circ}$ to $+85^{\circ} \mathrm{C}$ |
| MIC44xxBWM* | 16-Pin Wide SOIC | $-40^{\circ}$ to $+85^{\circ} \mathrm{C}$ |
| MIC44xxAJ* | 14-Pin CerDIP | $-55^{\circ}$ to $+125^{\circ} \mathrm{C}$ |
| SMD see below | 14-Pin CerDIP | $-55^{\circ}$ to $+125^{\circ} \mathrm{C}$ |
| MIC44xxAL* | 20-Pin LCC | $-55^{\circ}$ to $+125^{\circ} \mathrm{C}$ |

Truth Table

|  | Inputs |  | Output |
| :--- | :---: | :---: | :---: |
| Part No. | A | Y |  |
| MIC4467 | L | X | H |
| (Each Driver) | X | L | H |
|  | H | H | L |
| MIC4468 | H | H | H |
| (Each Driver) | L | X | L |
|  | X | L | L |
| MIC4469 | L | X | L |
| (Each Driver) | X | H | L |
|  | H | L | H |

* xx identifies input logic:

67 - NAND

$$
\begin{aligned}
& 68 \text { - AND } \\
& 69 \text { - AND with one inverting input }
\end{aligned}
$$

## Pin Configurations

14-Pin Dual-In-Line Package - N, J
16-Pin Wide SOIC - WM


20-Pin LCC - L


## Block Diagrams



Functional Diagram for One Driver (Four Drivers per Package-Ground Unused Inputs)


Functional Diagram for One Driver (Four Drivers per Package-Ground Unused Inputs)


Functional Diagram for One Driver (Four Drivers per Package-Ground Unused Inputs)

## Absolute Maximum Ratings (Notes 1 and 2)

Supply Voltage
Input Voltage
Maximum Chip Temperature
Operating
Storage
Maximum Load Temperature ( 10 sec , for soldering)
Operating Ambient Temperature
C Version
B Version
A Version

22V Power Dissipation
$(\mathrm{GND}-5 \mathrm{~V})$ to $\left(\mathrm{V}_{\mathrm{S}}+0.3 \mathrm{~V}\right)$
$150^{\circ} \mathrm{C}$
$-65^{\circ}$ to $+150^{\circ} \mathrm{C}$
$300^{\circ} \mathrm{C}$
$0^{\circ}$ to $+70^{\circ} \mathrm{C}$
$-40^{\circ}$ to $+85^{\circ} \mathrm{C}$
$-55^{\circ}$ to $+125^{\circ} \mathrm{C}$
L Package (20-Pin LCC)
Package Thermal Resistance

P Package (14-Pin Plastic DIP)
WM Package (16-Pin Wide SOIC)
1.5W

1. 1 W

J Package (14-Pin CerDIP) 1.25W

P Package (14-Pin Plastic DIP) $R_{\theta J-A} \quad 80^{\circ} \mathrm{C} / \mathrm{W}$
WM Package (16-Pin Wide SOIC) $R_{\theta J-A} \quad 120^{\circ} \mathrm{C} / \mathrm{W}$
$J$ Package (14-Pin CerDIP) $R_{\theta J-A} \quad 100^{\circ} \mathrm{C} / \mathrm{W}$
L Package (20-Pin LCC) $\mathrm{R}_{\theta \mathrm{J}-\mathrm{A}} \quad 120^{\circ} \mathrm{C} / \mathrm{W}$

Electrical Characteristics: Measured at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ with $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}} \leq 18 \mathrm{~V}$ unless otherwise specified.

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INPUT |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Logic 1 Input Voltage |  | 2.4 | 1.3 |  | V |
| $\mathrm{V}_{\text {IL }}$ | Logic 0 Input Voltage |  |  | 1.2 | 0.8 | V |
| $\mathrm{I}_{\mathrm{IN}}$ | Input Current | $0 \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\mathrm{S}}$ | -1 |  | 1 | $\mu \mathrm{A}$ |
| OUTPUT |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{OH}}$ | High Output Voltage | $\mathrm{I}_{\text {LOAD }}=10 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{S}}-0.15$ |  |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Low Output Voltage | $\mathrm{I}_{\text {LOAD }}=10 \mathrm{~mA}$ |  |  | 0.15 | V |
| $\mathrm{R}_{\mathrm{O}}$ | Output Resistance | $\mathrm{I}_{\text {OUT }}=10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{S}}=18 \mathrm{~V}$ |  | 5 | 15 | $\Omega$ |
| ${ }^{\text {P/ }}$ | Peak Output Current |  |  | 1.2 |  | A |
| I | Latch-Up Protection Withstand Reverse Current |  | >500 |  |  | mA |

## SWITCHING TIME

| $t_{R}$ | Rise Time | Test Figure 1 | 14 | 25 | ns |
| :--- | :--- | :--- | :--- | :--- | :---: |
| $t_{F}$ | Fall Time | Test Figure 1 |  | 13 | 25 |
| $t_{D 1}$ | Delay Time | Test Figure 1 | $n s$ |  |  |
| $t_{D 2}$ | Delay Time | Test Figure 1 | 30 | 75 | ns |

POWER SUPPLY

| IS | Power Supply Current <br> Supply |  | 0.2 | 4 | mA |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## Electrical Characteristics:

Measured over operating temperature range with $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}} \leq 18 \mathrm{~V}$ unless otherwise specified.

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :--- | :--- | :--- | :--- | :---: | :---: | :---: |
| INPUT |  |  |  |  |  |  |
| $V_{I H}$ | Logic 1 Input Voltage |  | 2.4 | 1.4 |  | V |
| $\mathrm{~V}_{\mathrm{IL}}$ | Logic 0 Input Voltage |  |  | 1.0 | 0.8 | V |
| $\mathrm{I}_{\mathrm{IN}}$ | Input Current | $0 \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{S}}$ | -1 |  | 1 | $\mu \mathrm{~A}$ |

OUTPUT

| $\mathrm{V}_{\mathrm{OH}}$ | High Output Voltage | $\mathrm{I}_{\text {LOAD }}=10 \mathrm{~mA}$ | $\mathrm{~V}_{\mathrm{S}}-0.3$ |  |  | V |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{~V}_{\mathrm{OL}}$ | Low Output Voltage | $\mathrm{I}_{\text {LOAD }}=10 \mathrm{~mA}$ |  |  | 0.3 | V |
| $\mathrm{R}_{\mathrm{O}}$ | Output Resistance | $\mathrm{I}_{\mathrm{OUT}}=10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{S}}=18 \mathrm{~V}$ |  | 7 | 30 | $\Omega$ |
| $\mathrm{I}_{\mathrm{PK}}$ | Peak Output Current |  |  | 1.2 |  | A |
| I | Latch-Up Protection <br> Withstand Reverse Current |  | 500 |  |  | mA |

SWITCHING TIME

| $t_{R}$ | Rise Time | Test Figure 1 | 17 | 50 | ns |
| :--- | :--- | :--- | :--- | :--- | :---: |
| $t_{F}$ | Fall Time | Test Figure 1 | 16 | 50 | ns |
| $t_{D 1}$ | Delay Time | Test Figure 1 | 35 | 100 | ns |
| $t_{D 2}$ | Delay Time | Test Figure 1 | 55 | 100 | ns |

## POWER SUPPLY

| $I_{S}$ | Power Supply Current <br> Supply |  | 0.4 | 8 | mA |
| :--- | :--- | :--- | :--- | :--- | :--- | :---: |

NOTE 1: Functional operation above the absolute maximum stress ratings is not implied.
NOTE 2: Static sensitive device. Store only in conductive containers. Handling personnel and equipment should be grounded to prevent static damage.

## Typical Characteristics



Delay Time vs. Temperature


Supply Current vs. Frequency


Delay Time vs. Supply Voltage


Supply Current vs. Capacitive Load


High Output vs. Current


Rise and Fall Time vs. Temperature


Rise and Fall Time vs.
Capacitive Load




## Test Figure 1



## Package Power Dissipation



INVERTING INPUT


NON-INVERTING INPUT


## Quad Driver Drives H Bridge to Control Motor Speed and Direction



## General Description

The MIC5010 is the full-featured member of the Micrel MIC501X driver family. These ICs are designed to drive the gate of an N -channel power MOSFET above the supply rail in high-side power switch applications. The MIC5010 is compatible with standard or current-sensing power FETs in both high- and low-side driver topologies.
The MIC5010 charges a 1 nF load in $60 \mu \mathrm{~s}$ typical and protects the MOSFET from over-current conditions. Faster switching is achieved by adding two 1 nF charge pump capacitors. The current sense trip point is fully programmable and a dynamic threshold allows high in-rush current loads to be started. A fault pin indicates when the MIC5010 has turned off the FET due to excessive current.
Other members of the Micrel driver family include the MIC5011 minimum parts count 8 pin driver, MIC5012 dual driver, and MIC5013 protected 8 pin driver.

## Features

- 7 V to 32 V operation
- Less than $1 \mu \mathrm{~A}$ standby current in the "OFF" state
- Internal charge pump to drive the gate of an N -channel power FET above supply
- MIL-STD-883 Method 5004/5005 version available
- Available in small outline SOIC packages
- Internal zener clamp for gate protection
- $25 \mu$ s typical turn-on time to $50 \%$ gate overdrive
- Programmable over-current sensing
- Dynamic current threshold for high in-rush loads
- Fault output pin indicates current faults
- Implements high- or low-side switches


## Applications

- Lamp drivers
- Relay and solenoid drivers
- Heater switching
- Power bus switching
- Motion control
- Half or full H -bridge drivers


## Typical Application

## Ordering Information

| Part Number | Temperature Range | Package |
| :--- | :---: | :--- |
| MIC5010BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14 -pin Plastic DIP |
| MIC5010BM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14 -pin SOIC |
| MIC5010AJB | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 14 -pin Ceramic DIP |

* AJB indicates units screened to MIL-STD 883, Method 5004, condition $B$, and burned-in for 1-week.


$$
\begin{aligned}
& R_{S}=\frac{S R\left(V_{T R I P}+100 \mathrm{mV}\right)}{R I_{L}-\left(V_{T R I P}+100 \mathrm{mV}\right)} \\
& R 1=\frac{V^{+} S R R R_{S}}{100 \mathrm{mV}\left(S R+R_{S}\right)} \\
& R_{\text {TH }}=\frac{2200}{V_{\text {TRIP }}}-1000
\end{aligned}
$$

For this example:
$I_{L}=30 \mathrm{~A}$ (trip current)
$V_{\text {TRIP }}=100 \mathrm{mV}$

Figure 1. High-Side Driver with Current-Sensing MOSFET

Absolute Maximum Ratings (Note 1, 2)
Inhibit Voltage, Pin 1 Input Voltage, Pin 3 Threshold Voltage, Pin 4
Sense Voltage, Pin 5
Source Voltage, Pin 6
Current into Pin 6
Gate Voltage, Pin 8
Supply Voltage ( ${ }^{+}$), Pin 13
Fault Output Current, Pin 14
Junction Temperature
-1 V to $\mathrm{V}_{+}$
-10 V to $\mathrm{V}+$
-0.5 to +5 V
-10 V to $\mathrm{V}+$
-10 V to $\mathrm{V}+$
50 mA
-1 V to 50 V
-0.5 V to 36 V
-1 mA to +1 mA
$150^{\circ} \mathrm{C}$

Operating Ratings (Notes 1, 2)
Power Dissipation
1.56 W
$\theta_{\mathrm{JA}}$ (Plastic DIP)
$80^{\circ} \mathrm{C} / \mathrm{W}$
$\theta_{\text {JA }}$ (Ceramic DIP)
$\theta_{\text {JA }}$ (SOIC)
Ambient Temperature: B version
Ambient Temperature: A version
Storage Temperature
Lead Temperature
(Soldering, 10 seconds)
Supply Voltage ( $\mathrm{V}^{+}$), Pin 13

## Pin Description (Refer to Figures 1 and 2)

| Pin Number | Pin Name | Pin Function |
| :---: | :---: | :---: |
| 1 | Inhibit | Inhibits current sense function when connected to supply. Normally grounded. |
| 3 | Input | Resets current sense latch and turns on power MOSFET when taken above threshold ( 3.5 V typical). Pin 3 requires $<1 \mu \mathrm{~A}$ to switch. |
| 4 | Threshold | Sets current sense trip voltage according to: $\mathrm{V}_{\mathrm{TRIP}}=\frac{2200}{\mathrm{R}_{\mathrm{TH}}+1000}$ <br> where $\mathrm{R}_{\mathrm{TH}}$ to ground is 3.3 k to $20 \mathrm{k} \Omega$. Adding capacitor $\mathrm{C}_{\mathrm{TH}}$ increases the trip voltage at turn-on to 2 V . Use $\mathrm{C}_{\mathrm{TH}}=10 \mu \mathrm{~F}$ for a 10 mS turn-on time constant. |
| 5 | Sense | The sense pin causes the current sense to trip when $\mathrm{V}_{\text {SENSE }}$ is $\mathrm{V}_{\text {TRIP }}$ above $\mathrm{V}_{\text {SOURCE }}$. Pin 5 is used in conjunction with a current shunt in the source of a 3 lead FET or a resistor $R_{S}$ in the sense lead of a current sensing FET. |
| 6 | Source | Reference for the current sense voltage on pin 5 and return for the gate clamp zener. Connect to the load side of current shunt or kelvin lead of current sensing FET. Pins 5 and 6 can safely swing to -10 V when turning off inductive loads. |
| 7 | Ground |  |
| 8 | Gate | Drives and clamps the gate of the power FET. Pin 8 will be clamped to approximately -0.7 V by an internal diode when turning off inductive loads. |
| 9, 10, 11 | C2, Com, C1 | Optional 1nF capacitors reduce gate turn-on time; C2 has dominant effect. |
| 13 | $\mathrm{V}^{+}$ | Supply pin; must be decoupled to isolate from large transients caused by the power FET drain. $10 \mu \mathrm{~F}$ is recommended close to pins 13 and 7. |
| 14 | Fault | Outputs status of protection circuit when pin 3 is high. Fault low indicates normal operation; fault high indicates current sense tripped. |

## Pin Configuration



Electrical Characteristics (Note 3) Test circuit. $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{V}^{+}=15 \mathrm{~V}, \mathrm{~V}_{1}=0 \mathrm{~V}, \mathrm{I}_{4}=\mathrm{I}_{5}=\mathrm{I}_{14}=0$, all switches open, unless otherwise specified.

| Parameter | Conditions |  |  | Min | Typical | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Current, ${ }_{13}$ | $\mathrm{V}^{+}=32 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$, S4 closed |  |  | 0.1 | 10 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{S}}=32 \mathrm{~V}, \mathrm{I}_{4}=200 \mu \mathrm{~A}$ |  |  | 8 | 20 | mA |
| Logic Input Voltage, $\mathrm{V}_{\mathrm{IN}}$ | $\mathrm{V}^{+}=4.75 \mathrm{~V}$ | Adjust $\mathrm{V}_{\text {IN }}$ for $\mathrm{V}_{\text {GATE }}$ low |  |  |  | 2 | V |
|  |  | Adjust $\mathrm{V}_{\text {IN }}$ for $\mathrm{V}_{\text {GATE }}$ high |  | 4.5 |  |  | V |
|  | $\mathrm{V}^{+}=15 \mathrm{~V}$ | Adjust $\mathrm{V}_{\text {IN }}$ for $\mathrm{V}_{\text {GATE }}$ high |  | 5.0 |  |  | V |
| Logic Input Current, ${ }_{3}$ | $\mathrm{V}+=32 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ |  | -1 |  |  | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\text {IN }}=32 \mathrm{~V}$ |  |  |  | 1 | $\mu \mathrm{A}$ |
| Input Capacitance | Pin 3 |  |  |  | 5 |  | pF |
| Gate Drive, $\mathrm{V}_{\text {GATE }}$ | S1, S2 closed,$\mathrm{V}_{\mathrm{S}}=\mathrm{V}+, \mathrm{V}_{\mathrm{IN}}=5 \mathrm{~V}$ | $\mathrm{V}^{+}=7 \mathrm{~V}, \mathrm{I}_{8}=0$ |  | 13 | 15 |  | V |
|  |  | $\mathrm{V}^{+}=15 \mathrm{~V}, \mathrm{I}_{8}=100 \mu \mathrm{~A}$ |  | 24 | 27 |  | V |
| Zener Clamp, <br> $\mathrm{V}_{\text {GATE }}-\mathrm{V}_{\text {SOURCE }}$ | S 2 closed, $\mathrm{V}_{1 \mathrm{~N}}=5 \mathrm{~V}$ | $\mathrm{V}+=15 \mathrm{~V}, \mathrm{~V}_{\mathrm{S}}=15 \mathrm{~V}$ |  | 11 | 12.5 | 15 | V |
|  |  | $\mathrm{V}^{+}=32 \mathrm{~V}, \mathrm{~V}_{\mathrm{S}}=32 \mathrm{~V}$ |  | 11 | 13 | 16 | V |
| Gate Turn-on Time, $\mathrm{t}_{\mathrm{ON}}$ (Note 4) | $\mathrm{V}_{\text {IN }}$ switched from 0 to 5 V ; measure time for $\mathrm{V}_{\text {GATE }}$ to reach 20 V |  |  |  | 25 | 50 | $\mu \mathrm{S}$ |
| Gate Turn-off Time, $\mathrm{t}_{\text {OFF }}$ | $\mathrm{V}_{\text {IN }}$ switched from 5 to 0 V ; measure time for $\mathrm{V}_{\text {GATE }}$ to reach 1 V |  |  |  | 4 | 10 | $\mu \mathrm{s}$ |
| Threshold Bias Voltage, $\mathrm{V}_{4}$ | $\mathrm{I}_{4}=200 \mu \mathrm{~A}$ |  |  | 1.7 | 2 | 2.2 | V |
| Current Sense Trip Voltage,$\mathrm{V}_{\text {SENSE }}-\mathrm{V}_{\text {SOURCE }}$ | S2 closed, $\mathrm{V}_{\mathrm{IN}}=5 \mathrm{~V}$, Increase $\mathrm{I}_{5}$ | $\begin{aligned} & \mathrm{V}^{+}=7 \mathrm{~V} \\ & \mathrm{I}_{4}=100 \mu \mathrm{~A} \end{aligned}$ | S4 closed | 75 | 105 | 135 | mV |
|  |  |  | $\mathrm{V}_{\mathrm{S}}=4.9 \mathrm{~V}$ | 70 | 100 | 130 | mV |
|  |  | $\begin{aligned} & \mathrm{V}^{+}=15 \mathrm{~V} \\ & \mathrm{I}_{4}=200 \mu \mathrm{~A} \end{aligned}$ | S4 closed | 150 | 210 | 270 | mV |
|  |  |  | $\mathrm{V}_{\mathrm{S}}=11.8 \mathrm{~V}$ | 140 | 200 | 260 | mV |
|  |  | $\begin{aligned} & \mathrm{V}^{+}=32 \mathrm{~V} \\ & \mathrm{I}_{4}=500 \mu \mathrm{~A} \end{aligned}$ | $\mathrm{V}_{\mathrm{S}}=0 \mathrm{~V}$ | 360 | 520 | 680 | mV |
|  |  |  | $\mathrm{V}_{\mathrm{S}}=25.5 \mathrm{~V}$ | 350 | 500 | 650 | mV |
| Peak Current Trip Voltage, $\mathrm{V}_{\text {SENSE }}-\mathrm{V}_{\text {SOURCE }}$ | $\begin{aligned} & \text { S3, S4 closed, } \\ & \mathrm{V}^{+}=15 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=5 \mathrm{~V} \end{aligned}$ |  |  | 1.6 | 2.1 |  | V |
| Fault Output Voltage, $\mathrm{V}_{14}$ | $\mathrm{V}_{1 \mathrm{~N}}=0 \mathrm{~V}, \mathrm{I}_{14}=-100 \mu \mathrm{~A}$ |  |  |  | 0.4 | 1 | V |
|  | $\mathrm{V}_{\mathrm{IN}}=5 \mathrm{~V}, \mathrm{I}_{14}=100 \mu \mathrm{~A}$, current sense tripped |  |  | 14 | 14.6 |  | V |
| Current Sense Inhibit, $\mathrm{V}_{1}$ | $\mathrm{V}_{1}$ above which current sense is disabled |  |  |  | 7.5 | 13 | V |
|  | Minimum possible $\mathrm{V}_{1}$ |  |  |  | 1 |  | V |

Note 1 Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Electrical specifications do not apply when operating the device beyond its specified Operating Ratings.
Note 2 The MIC5010 is ESD sensitive.
Note 3 Minimum and maximum Electrical Characteristics are $100 \%$ tested at $T_{A}=25^{\circ} \mathrm{C}$ and $\mathrm{T}_{A}=85^{\circ} \mathrm{C}$, and $100 \%$ guaranteed over the entire range. Typicals are characterized at $25^{\circ} \mathrm{C}$ and represent the most likely parametric norm.
Note 4 Test conditions reflect worst case high-side driver performance. Low-side and bootstrapped topologies are significantly faster-see Applications Information.

## Test Circuit



## Typical Characteristics




Typical Characteristics (Continued)


High-side Turn-on Time*



High-side Turn-on Time*


High-side Turn-on Time*



* Time for gate to reach $\mathrm{V}^{+}+5 \mathrm{~V}$ in test circuit with $\mathrm{VS}=\mathrm{V}^{+}-5 \mathrm{~V}$ (prevents gate clamp from interfering with measurement).

Typical Characteristics (Continued)


Low-side Turn-on Time for Gate $=5 \mathrm{~V}$


SUPPLY VOLTAGE (V)

Turn-on Time


Low-side Turn-on Time for Gate $=5 \mathrm{~V}$


SUPPLY VOLTAGE (V)

## Applications Information

## Functional Description (Refer to Block Diagram)

The various MIC5010 functions are controlled via a logic block connected to the input pin 3 . When the input is low all functions are turned off for low standby current, and the gate of the power MOSFET is also held low through $500 \Omega$ to an N -channel switch. When the input is taken above the turnon threshold ( 3.5 V typical), the N -channel switch turns off and the charge pump is turned on to charge the gate of the power FET. A bandgap type voltage regulator is also turned on which biases the current sense circuitry.
The charge pump incorporates a 100 kHz oscillator and onchip pump capacitors capable of charging 1 nF to 5 V above supply in $60 \mu \mathrm{~S}$ typical. With the addition of 1 nF capacitors at C 1 and C 2 , the turn-on time is reduced to $25 \mu \mathrm{~S}$ typical. The charge pump is capable of pumping thegate up to over twice the supply voltage. For this reason a zener clamp ( 12.5 V typical) is provided between the gate pin 8 and the source pin 6 to prevent exceeding the $\mathrm{V}_{\mathrm{GS}}$ rating of the MOSFET at high supplies.
The current sense operates by comparing the sense voltage at pin 5 to an offset version of the source voltage at pin 6. Current 14 flowing in threshold pin 4 is mirrored and returned to the source via a $1 \mathrm{k} \Omega$ resistor to set the offset or trip voltage. When ( $\mathrm{V}_{\text {SENSE }}-\mathrm{V}_{\text {SOURCE }}$ ) exceeds $\mathrm{V}_{\text {TRIP }}$, the current sense trips and sets the current sense latch to turn off the power FET. An integrating comparator is used to reduce sensitivity to spikes on pin 5 . The latch is reset to turn the FET back on by "recycling" the input pin 3 low and then high again.

A resistor $\mathrm{R}_{T H}$ from pin 4 to ground sets 14 , and hence $\mathrm{V}_{\text {TRIP }}$. An additional capacitor $\mathrm{C}_{T H}$ from pin 4 to ground creates a higher trip voltage at turn-on, which is necessary to prevent high in-rush current loads such as lamps or capacitors from false-tripping the current sense.
When the current sense has tripped, the fault pin 14 will be high as long as the input pin 3 remains high. However, when the input is low the fault pin will also be low.

## Construction Hints

High current pulse circuits demand equipment and assembly techniques that are more stringent than normal, low current lab practices. The following are the sources of common pitfalls encountered while prototyping:Supplies: many bench power supplies have poor transient response. Circuits that are being pulse tested, or those that operate by pulse-width modulation will produce strange results when used with a supply that has poor ripple rejection, or a peaked transient response. Monitor the power supply voltage that appears at the drain of a high-side driver (or the supply side of the load in a low-side driver) with an oscilloscope. It is not uncommon to find bench power supplies in the 1 kW class that overshoot or undershoot by as much as $50 \%$ when pulse loaded. Not only will the load current and voltage measurements be affected, but it is possible to over-stress various components-especially electrolytic capacitors-with possibly catastrophic results. A $10 \mu \mathrm{~F}$ supply bypass capacitor at the chip is recommended.

## Block Diagram



## Applications Information (Continued)

Residual Resistances: Resistances in circuit connections may also cause confusing results. For example, a circuit may employ a $50 \mathrm{~m} \Omega$ power MOSFET for low drop, but careless construction techniques could easily add 50 to 100 $\mathrm{m} \Omega$ resistance. Do not use a socket for the MOSFET. If the MOSFET is a TO-220 type package, make high-current drain connections to the tab. Wiring losses have a profound effect on high-current circuits. A floating millivoltmeter can identify connections that are contributing excess drop under load.

## Circuit Topologies

The MIC5010 is suited for use in high- or low-side driver applications with over-current protection for both currentsensing and standard MOSFETs. In addition, the MIC5010 works well in applications where, for faster switching times, the supply is bootstrapped from the MOSFET source output. Low voltage, high-side drivers (such as shown in the Test Circuit) are the slowest; their speed is reflected in the gate turn-on time specifications. The fastest drivers are the low-side and bootstrapped high-side types. Load current switching times are often much faster than the time to full gate enhancement, depending on the circuit type, the MOSFET, and the load. Turn-off times are essentially the same for all circuits (less than $10 \mu \mathrm{~s}$ to $\mathrm{V}_{\mathrm{GS}}=1 \mathrm{~V}$ ). The choice of one topology over another is based on a combination of considerations including speed, voltage, and desired system characteristics. Each topology is described in this section. Note that $I_{L}$, as used in the design equations, is the load current that just trips the over-current comparator.
Low-Side Driver with Current Shunt (Figure 2). The overcurrent comparator monitors $R_{S}$ and trips if $I_{L} \times R_{S}$ exceeds $\mathrm{V}_{\text {TRIP }} . \mathrm{R}_{T H}$ is selected to produce the desired trip voltage. As a guideline, keep $V_{\text {TRIP }}$ within the limits of 100 mV and
$500 \mathrm{mV}\left(\mathrm{R}_{\mathrm{TH}}=3.3 \mathrm{k} \Omega\right.$ to $\left.20 \mathrm{k} \Omega\right)$. Thresholds at the high end offer the best noise immunity, but also compromise switch drop (especially in low voltage applications) and power dissipation.
The trip current is set higher than the maximum expected load current--typically twice that value. Trip point accuracy is a function of resistor tolerances, comparator offset (only a few millivolts), and threshold bias voltage $\left(\mathrm{V}_{4}\right)$. The values shown in Figure 2 are designed for a trip current of 20 amperes. It is important to ground pin 6 at the current shunt $R_{S}$, to eliminate the effects of ground resistance.
A key advantage of the low-side topology is that the load supply is limited only by the MOSFET BV DSS rating. Clamping may be required to protect the MOSFET drain terminal from inductive switching transients. The MIC5010 supply should be limited to 15 V in low-side topologies; otherwise, a large current will be forced through the gate clamp zener. Low-side drivers constructed with the MIC501X family are also fast; the MOSFET gate is driven to near supply immediately when commanded ON. Typical circuits achieve 10 V enhancement in $10 \mu \mathrm{~s}$ or less on a 12 to 15 V supply.
High-Side Driver with Current Shunt (Figure 3). The comparator input pins (source and sense) float with the current sensing resistor ( $\mathrm{R}_{\mathrm{S}}$ ) on top of the load. R1 and R2 add a small, additional potential to $\mathrm{V}_{\text {TRIP }}$ to prevent falsetriggering of the over-current shutdown circuit with open or inductive loads. R1 is sized for a current flow of 1 mA , while R2 contributes a drop of 100 mV . The shunt voltage should be 200 to 500 mV at the trip point. The example of Figure 3 gives a 10A trip current when the output is near supply. The trip point is somewhat reduced when the output is at ground as the voltage drop across R1 (and therefore R2) is zero. High-side drivers implemented with MIC501X drivers are


Figure 2. Low-Side Driver with
Current Shunt

## Applications Information (Continued)



Figure 3. High-Side Driver with Current Shunt
self-protected against inductive switching transients. During turn-off an inductive load will force the MOSFET source 5 V or more below ground, while the driver holds the gate at ground potential. The MOSFET is forced into conduction, and it dissipates the energy stored in the load inductance. The MIC5010 source and sense pins (5 and 6) are designed to withstand this negative excursion without damage. External clamp diodes are unnecessary, but may be added to reduce power dissipation in the MOSFET.
Current Shunts ( $\mathrm{R}_{\mathrm{S}}$ ). Low-valued resistors are necessary for use at $R_{S}$.Values for $R_{S}$ range from 5 to $50 \mathrm{~m} \Omega$, at 2 to 10W. Worthy of special mention are Kelvin-sensed, "fourterminal" units supplied by a number of manufacturers ${ }^{\dagger}$. Kelvin-sensed resistors eliminate errors that are caused by lead and terminal resistances, and simplify product assembly. $10 \%$ tolerance is normally adequate, and with shunt potentials of 200 mV thermocouple effects are insignificant. Temperature coefficient is important; a linear, $500 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ change will contribute as much as $10 \%$ shift in the overcurrent trip point. Most power resistors designed for current shunt service drift less than $100 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$.
Low-Side Driver with Current Sensing MOSFET (Figure 4). Several manufacturers now supply power MOSFETs in which a small sampling of the total load current is diverted to a "sense" pin. One additional pin, called "Kelvin source," is included to eliminate the effects of resistance in the source bond wires. Current-sensing MOSFETs are specified with a sensing ratio " S " which describes the relationship between the on-resistance of the sense connection and the
body resistance "R" of the main source pin. Current sensing MOSFETs eliminate the current shunt required by standard MOSFETs.
The design equations for a low-side driver using a current sensing MOSFET are shown in Figure 4. " S " is specified on the MOSFET's datasheet, and " R " must be measured or estimated. $\mathrm{V}_{\text {TRIP }}$ must be less than $R \times \mathrm{I}_{\mathrm{L}}$, or else $\mathrm{R}_{\mathrm{S}}$ will become negative. Substituting a MOSFET with higher onresistance, or reducing $\mathrm{V}_{\text {TRIP }}$ fixes this problem. $\mathrm{V}_{\text {TRIP }}=$ 100 to 200 mV is suggested. Although the load supply is limited only by MOSFET ratings, the MIC5010 supply should be limited to 15 V to prevent damage to the gate clamp zener. Output clamping is necessary for inductive loads.
"R" is the body resistance of the MOSFET, excluding bond resistances. $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ as specified on MOSFET data sheets includes bond resistances. A Kelvin-connected ohmmeter (using TAB and SOURCE for forcing, and SENSE and KELVIN for sensing) is the best method of evaluating "R." Alternatively, "R" can be estimated for large MOSFETs $\left(R_{\mathrm{DS}(\mathrm{ON})} \leq 100 \mathrm{~m} \Omega\right)$ by simply halving the stated $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$, or by subtracting 20 to $50 \mathrm{~m} \Omega$ from the stated $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ for smaller MOSFETs.
High-Side Driver with Current Sensing MOSFET (Figure 1). The design starts by determining the value of " $S$ " and " $R$ " for the MOSFET (use the guidelines described for the lowside version). Let $\mathrm{V}_{\text {TRIP }}=100 \mathrm{mV}$, and calculate $\mathrm{R}_{\mathrm{S}}$ for a desired trip current. Next calculate $\mathrm{R}_{\mathrm{TH}}$ and R1. The trip
$\dagger$ Suppliers of Kelvin-sensed power resistors:
Dale Electronics, Inc., 2064 12th Ave., Columbus, NE 68601. Tel: (402) 564-3131
International Resistive Co., P.O. Box 1860, Boone, NC 28607-1860. Tel: (704) 264-8861
Kelvin, 14724 Ventura Blvd., Ste. 1003, Sherman Oaks, CA 91403-3501. Tel: (818) 990-1192
RCD Components, Inc., 520 E. Industrial Pk. Dr., Manchester, NH 03103. Tel: (603) 669-0054
Ultronix, Inc., P.O. Box 1090, Grand Junction, CO 81502. Tel: (303) 242-0810

## Applications Information (Continued)



Figure 4. Low-Side Driver with Current-Sensing MOSFET
point is somewhat reduced when the output is at ground as the voltage drop across R1 is zero. No clamping is required for inductive loads.

## Typical Applications

Start-up into a Dead Short. If the MIC5010 attempts to turn on a MOSFET when the load is shorted, a very high current flows. The over-current shutdown will protect the MOSFET, but only after a time delay of 5 to $10 \mu \mathrm{~s}$. The MOSFET must be capable of handling the overload; consult the device's SOA curve. If a short circuit causes the MOSFET to exceed its $10 \mu \mathrm{~s}$ SOA, a small inductance in series with the source can help limit di/dt to control the peak current during the 5 to $10 \mu \mathrm{~s}$ delay.
When testing short-circuit behavior, use a current probe rated for both the peak current and the high di/dt.
The over-current shutdown delay varies with comparator overdrive, owing to noise filtering in the comparator. A delay of up to $100 \mu \mathrm{~s}$ can be observed at the threshold of shutdown. A $20 \%$ overdrive reduces the delay to near minimum.
Incandescent Lamps. The cold filament of an incandescent lamp exhibits less than one-tenth as much resistance as when the filament is hot. The initial turn-on current of a \#6014 lamp is about 70A, tapering to 4.4 A after a few hundred milliseconds. It is unwise to set the over-current trip point to 70A to accommodate such a load. A "resistive" short that draws less than 70A could destroy the MOSFET by allowing sustained, excessive dissipation. If the over-current trip point is set to less than 70A, the MIC5010 will not start a cold filament. The solution is to start the lamp with a high trip point, but reduce this to a reasonable value after the lamp is hot.
The MIC5010 over-current shutdown circuit is designed to handle this situation by varying the trip point with time (see Figure 5). $\mathrm{R}_{\mathrm{TH} 1}$ functions in the conventional manner, providing a current limit of approximately twice that required
by the lamp. $\mathrm{R}_{\text {TH2 } 2}$ acts to increase the current limit at turnon to approximately 10 times the steady-state lamp current. The high initial trip point decays away according to a 20 ms time constant contributed by $\mathrm{C}_{\mathrm{TH}} \cdot \mathrm{R}_{\mathrm{TH} 2}$ could be eliminated with $\mathrm{C}_{T H}$ working against the internal $1 \mathrm{k} \Omega$ resistor, but this results in a very high over-current threshold. As a rule of thumb design the over-current circuitry in the conventional manner, then add the $\mathrm{R}_{\mathrm{TH} 2} / \mathrm{C}_{\mathrm{TH}}$ network to allow for lamp start-up. Let $R_{T H 2}=\left(R_{T H 1} \div 10\right)-1 \mathrm{k} \Omega$, and choose a capacitor that provides the desired time constant working against $\mathrm{R}_{\mathrm{TH} 2}$ and the internal $1 \mathrm{k} \Omega$ resistor.
When the MIC5010 is turned off, the threshold pin (4) appears as an open circuit, and $\mathrm{C}_{\mathrm{TH}}$ is discharged through $\mathrm{R}_{\mathrm{TH} 1}$ and $\mathrm{R}_{\mathrm{TH} 2}$. This is much slower than the turn-on time


Figure 5. Time-Variable Trip Threshold

## Applications Information (Continued)

constant, and it simulates the thermal response of the filament. If the lamp is pulse-width modulated, the current limit will be reduced by the residual charge left in $\mathrm{C}_{\mathrm{TH}}$.
Modifying Switching Times. Do not add external capacitors to the gate to slow down the switching time. Add a resistor ( $1 \mathrm{k} \Omega$ to $51 \mathrm{k} \Omega$ ) in series with the gate of the MOSFET to achieve this result.
External capacitors can be added at C1 and C2 for faster switching times (see Block Diagram). Values of 100 pF to 1 nF produce useful speed increases. If component count is critical, C2 (pins 9 to 10) can be used alone with only a small loss of speed compared to using both capacitors.
Bootstrapped High-Side Driver (Figure 6). The speed of a high-side driver can be increased to better than $10 \mu$ s by bootstrapping the supply off of the MOSFET source. This topology can be used where the load is pulse-width modulated ( 100 Hz to 20 kHz ), or where it is energized for only a short period of time ( $\leq 25 \mathrm{~ms}$ ). If the load is left energized for a long period of time ( $>25 \mathrm{~ms}$ ), the bootstrap capacitor will discharge and the MIC5010 supply pin will fall to $\mathrm{V}^{+}=\mathrm{V}_{\mathrm{DD}}$ - 1.4. Under this condition pins 5 and 6 will be held above $\mathrm{V}^{+}$and may false trigger the over-current circuit. A larger capacitor will lengthen the maximum "on" time; $1000 \mu \mathrm{~F}$ will hold the circuit up for 2.5 seconds, but requires more charge time when the circuit is turned off. The optional Schottky barrier diode improves turn-on time on supplies of less than 10 V .
Since the supply current in the "off" state is only a small leakage, the 100 nF bypass capacitor tends to remain charged for several seconds after the MIC5010 is turned off.

In a PWM application the chip supply is actually much higher than the system supply, which improves switching time.


Figure 6. Bootstrapped High-Side Driver

Electronic Circuit Breaker (Figure 7). The MIC5010 forms the basis of a high-performance, fast-acting circuit breaker. By adding feedback from FAULT to INPUT the breaker can be made to automatically reset. If an over-current condition


Figure 7. 10-Ampere
Electronic Circuit Breaker

Applications Information (Continued)


Figure 8. Improved Opto-Isolator Performance
occurs, the circuit breaker shuts off. The breaker tests the load every 18 ms until the short is removed, at which time the circuit latches ON. No reset button is necessary.
Opto-Isolated Interface (Figure 8). Although the MIC5010 has no special input slew rate requirement, the lethargic transitions provided by an opto-isolator may cause oscillations on the rise and fall of the output. The circuit shown accelerates the input transitions from a 4 N35 opto-isolator by adding hysteresis. Opto-isolators are used where the control circuitry cannot share a common ground with the MIC5010 and high-current power supply, or where the control circuitry is located remotely. This implementation is intrinsically safe; if the control line is severed the MIC5010 will turn OFF.
Fault-Protected Industrial Switch (Figure 9). The most common manual control for industrial loads is a push button on/off switch. The "on" button is physically arranged in a recess so that in a panic situation the "off" button, which
extends out from the control box, is more easily pressed. This circuit is compatible with control boxes such as the CR2943 series (GE). The circuit is configured so that if both switches close simultaneously, the "off" button has precedence. If there is a fault condition the circuit will latch off, and it can be reset by pushing the "on" button.
This application also illustrates how two (or more) MOSFETs can be paralleled. This reduces the switch drop, and distributes the switch dissipation into multiple packages.
High-Voltage Bootstrap (Figure 10). Although the MIC5010 is limited to operation on 7 to 32 V supplies, a floating bootstrap arrangement can be used to build a high-side switch that operates on much higher voltages. The MIC5010 and MOSFET are configured as a low-side driver, but the load is connected in series with ground. The high speed normally associated with low-side drivers is retained in this circuit.
Power for the MIC5010 is supplied by a charge pump. A 20 kHz square wave ( $15 \mathrm{~V} \mathrm{p}-\mathrm{p}$ ) drives the pump capacitor and delivers current to a $100 \mu \mathrm{~F}$ storage capacitor. A zener diode limits the supply to 18 V . When the MIC5010 is off, power is supplied by a diode connected to a 15 V supply. The circuit of Figure 8 is put to good use as a barrier between low voltage control circuitry and the 90 V motor supply.
Half-Bridge Motor Driver (Figure 11). Closed loop control of motor speed requires a half-bridge driver. This topology presents an extra challenge since the two output devices should not cross conduct (shoot-through) when switching. Cross conduction increases output device power dissipation and, in the case of the MIC5010, could trip the overcurrent comparator. Speed is also important, since PWM control requires the outputs to switch in the 2 to 20 kHz range.
The circuit of Figure 11 utilizes fast configurations for both the top- and bottom-side drivers. Delay networks at each input provide a 2 to $3 \mu$ s dead time effectively eliminating


## Applications Information (Continued)

 Bootstrapped Driver
cross conduction. Both the top- and bottom-side drivers are protected, so the output can be shorted to either rail without damage.
The top-side driver is based on the bootstrapped circuit of Figure 6, and cannot be switched on indefinitely. The bootstrap capacitor ( $1 \mu \mathrm{~F}$ ) relies on being pulled to ground by the bottom-side output to recharge. This limits the maximum duty cycle to slightly less than $100 \%$.
Two of these circuits can be connected together to form an H -bridge. If the H -bridge is used for locked antiphase control, no special considerations are necessary. In the case of sign/magnitude control, the "sign" leg of the H bridge should be held low (PWM input held low) while the other leg is driven by the magnitude signal.
If current feedback is required for torque control, it is available in chopped form at the bottom-side driver's $22 \mathrm{~m} \Omega$ current-sensing resistor.
Time-Delay Relay (Figure 12). The MIC5010 forms the basis of a simple time-delay relay. As shown, the delay commences when power is applied, but the $100 \mathrm{k} \Omega / 1 \mathrm{~N} 4148$
could be independently driven from an external source such as a switch or another high-side driver to give a delay relative to some other event in the system.
Hysteresis has been added to guarantee clean switching at turn-on. Note that an over-current condition latches the relay in a safe, OFF condition. Operation is restored by either cycling power or by momentarily shorting pin 3 to ground.
Motor Driver with Stall Shutdown (Figure 13). Tachometer feedback can be used to shut down a motor driver circuit when a stall condition occurs. The control switch is a 3 -way type; the "START" position is momentary and forces the driver ON. When released, the switch returns to the "RUN" position, and the tachometer's output is used to hold the MIC5010 input ON. If the motor slows down, the tach output is reduced, and the MIC5010 switches OFF. Resistor "R" sets the shutdown threshold. If the output current exceeds 30 A, the MIC5010 shuts down and remains in that condition until the momentary "RESET" button is pushed. Control is then returned to the START/RUN/STOP switch.

Applications Information (Continued)


Figure 11. Half-Bridge Motor Driver


Figure 12. Time-Delay Relay with 30A Over-Current Protection


Figure 13. Motor Stall Shutdown

## Applications Information (Continued) Gate Control Circuit

When applying the MIC5010, it is helpful to understand the operation of the gate control circuitry (see Figure 14). The gate circuitry can be divided into two sections: 1) charge pump (oscillator, Q1-Q5, and the capacitors) and 2) gate turn-off switch (Q6).
When the MIC5010 is in the OFF state, the oscillator is turned off, thereby disabling the charge pump. Q5 is also turned off, and Q6 is turned on. Q6 holds the gate pin (G) at ground potential which effectively turns the external MOSFET off.
Q6 is turned off when the MIC5010 is commanded on. Q5 pulls the gate up to supply (through 2 diodes). Next, the charge pump begins supplying current to the gate. The gate accepts charge until the gate-source voltage reaches 12.5 V and is clamped by the zener diode.
A 2-output, three-phase clock switches Q1-Q4, providing a quasi-tripling action. During the initial phase Q4 and Q2 are ON. C1 is discharged, and C2 is charged to supply through

Q5. For the second phase Q4 turns off and Q3 turns on, pushing pin C2 above supply (charge is dumped into the gate). Q3 also charges C 1 . On the third phase Q2 turns off and Q1 turns on, pushing the common point of the two capacitors above supply. Some of the charge in C1 makes its way to the gate. The sequence is repeated by turning Q2 and Q4 back on, and Q1 and Q3 off.
In a low-side application operating on a 12 to 15 V supply, the MOSFET is fully enhanced by the action of Q5 alone. On supplies of more than approximately 14 V , current flows directly from Q5 through the zener diode to ground. To prevent excessive current flow, the MIC5010 supply should be limited to 15 V in low-side applications.
The action of Q5 makes the MIC5010 operate quickly in low-side applications. In high-side applications Q5 precharges the MOSFET gate to supply, leaving the charge pump to carry the gate up to full enhancement 10 V above supply. Bootstrapped high-side drivers are as fast as lowside drivers since the chip supply is boosted well above the drain at turn-on.


Figure 14. Gate Control Circuit Detail

MIC5011
Minimum Parts High- or Low-Side MOSFET Driver

## General Description

The MIC5011 is the "minimum parts count" member of the Micrel MIC501X driver family. These ICs are designed to drive the gate of an N -channel power MOSFET above the supply rail in high-side power switch applications. The 8-pin MIC5011 is extremely easy to use, requiring only a power FET and nominal supply decoupling to implement either a high- or low-side switch.
The MIC5011 charges a 1 nF load in $60 \mu \mathrm{~s}$ typical with no external components. Faster switching is achieved by adding two 1 nF charge pump capacitors. Operation down to 4.75 V allows the MIC5011 to drive standard MOSFETs in 5 V low-side applications by boosting the gate voltage above the logic supply. In addition, multiple paralleled MOSFETs can be driven by a single MIC5011 for ultra-high current applications.
Other members of the Micrel driver family include the MIC5010 full-featured driver, MIC5012 dual driver, and MIC5013 protected 8-pin driver.
For new designs, Micrel recommends the pin-compatible MIC5014 MOSFET driver.

## Features

- 4.75 V to 32 V operation
- Less than $1 \mu \mathrm{~A}$ standby current in the "off" state
- Internal charge pump to drive the gate of an N -channel power FET above supply
- MIL-STD-883 Method 5004/5005 version available
- Available in small outline SOIC packages
- Internal zener clamp for gate protection
- Minimum external parts count
- Can be used to boost drive to low-side power FETs operating on logic supplies
- $25 \mu \mathrm{~s}$ typical turn-on time with optional external capacitors
- Implements high- or low-side drivers


## Applications

- Lamp drivers
- Relay and solenoid drivers
- Heater switching
- Power bus switching


## Typical Applications



Figure 1. High Side Driver


Figure 2. Low Side Driver

## Ordering Information

| Part Number | Temp. Range | Package |
| :--- | :--- | :--- |
| MIC5011BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-pin Plastic DIP |
| MIC5011BM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-pin SOIC |
| $5962-9313901$ MPA $^{*}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-pin Ceramic DIP |

* Standard Military Drawing number for MIC5011AJBQ

Absolute Maximum Ratings (Note 1, 2)
Supply Voltage ( $\mathrm{V}^{+}$), Pin 1
Input Voltage, Pin 2
Source Voltage, Pin 3
Current into Pin 3
Gate Voltage, Pin 5
Junction Temperature
-0.5 V to 36 V
-10 V to $\mathrm{V}^{+}$
-10 V to $\mathrm{V}^{+}$
50 mA
-1 V to 50 V
$150^{\circ} \mathrm{C}$

Operating Ratings (Notes 1, 2)

| Power Dissipation | 1.25 W |
| :--- | ---: |
| $\theta_{\text {JA }}$ (Plastic DIP) | $100^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\theta_{\text {JA }}$ (Ceramic DIP) | $125^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\theta_{\text {JA }}$ (SOIC) | $170^{\circ} \mathrm{C} / \mathrm{W}$ |
| Ambient Temperature: B version | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Ambient Temperature: A version | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temperature | $260^{\circ} \mathrm{C}$ |
| (Soldering, 10 seconds) |  |
| Supply Voltage (V + ), Pin 1 | 4.75 V to 32 V high side |
|  | 4.75 V to 15 V low side |

## Pin Description (Refer to Typical Applications)

| Pin Number | Pin Name | Pin Function |
| :---: | :---: | :--- |
| 1 | $\mathrm{~V}^{+}$ | Supply; must be decoupled to isolate from large transients caused by the <br> power FET drain. $10 \mu \mathrm{~F}$ is recommended close to pins 1 and 4. |
| 2 | Input | Turns on power MOSFET when taken above threshold (3.5V typical). <br> Requires $<1 \mu \mathrm{~A}$ to switch. |
| 3 | Source | Connects to source lead of power FET and is the return for the gate clamp <br> zener. Can safely swing to -10 V when turning off inductive loads. |
| 4 | Ground | Drives and clamps the gate of the power FET. Will be clamped to approxi- <br> mately -0.7 V by an internal diode when turning off inductive loads. |
| 5 | Gate | Optional 1nF capacitors reduce gate turn-on time; C2 has dominant effect. |

## Pin Configuration



Electrical Characteristics (Note 3) Test circuit. $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{V}^{+}=15 \mathrm{~V}$, all switches open, unless
otherwise specified.

| Parameter | Conditions |  | Min | Typical | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Current, $\mathrm{I}_{1}$ | $\mathrm{V}^{+}=32 \mathrm{~V}$ | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}, \mathrm{~S} 2$ closed |  | 0.1 | 10 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\text {IN }}=\mathrm{V}^{+}=32 \mathrm{~V}$ |  | 8 | 20 | mA |
|  | $\mathrm{V}^{+}=5 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{IN}}=5 \mathrm{~V}, \mathrm{~S} 2$ closed |  | 1.6 | 4 | mA |
| Logic Input Voltage | $\mathrm{V}^{+}=4.75 \mathrm{~V}$ | Adjust $\mathrm{V}_{\text {IN }}$ for $\mathrm{V}_{\text {GATE }}$ low |  |  | 2 | V |
|  |  | Adjust $\mathrm{V}_{\text {IN }}$ for $\mathrm{V}_{\text {GATE }}$ high | 4.5 |  |  | V |
|  | $\mathrm{V}^{+}=15 \mathrm{~V}$ | Adjust $\mathrm{V}_{\text {IN }}$ for $\mathrm{V}_{\text {GATE }}$ high | 5.0 |  |  | V |
| Logic Input Current, $\mathrm{I}_{2}$ | $\mathrm{V}^{+}=32 \mathrm{~V}$ | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ | -1 |  |  | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\text {IN }}=32 \mathrm{~V}$ |  |  | 1 | $\mu \mathrm{A}$ |
| Input Capacitance | Pin 2 |  |  | 5 |  | pF |
| Gate Drive, $\mathrm{V}_{\text {GATE }}$ | S1, S2 closed,$\mathrm{V}_{\mathrm{S}}=\mathrm{V}_{+}, \mathrm{V}_{\mathrm{IN}}=5 \mathrm{~V}$ | $\mathrm{V}^{+}=4.75 \mathrm{~V}, \mathrm{I}_{\mathrm{GATE}}=0, \mathrm{~V}_{\mathrm{IN}}=4.5 \mathrm{~V}$ | 7 | 10 |  | V |
|  |  | $\mathrm{V}^{+}=15 \mathrm{~V}, \mathrm{I}_{\mathrm{GATE}}=100 \mu \mathrm{~A}, \mathrm{~V}_{\mathrm{IN}}=5 \mathrm{~V}$ | 24 | 27 |  | V |
| Zener Clamp, | S 2 closed, $\mathrm{V}_{1 \mathrm{I}}=5 \mathrm{~V}$ | $\mathrm{V}^{+}=15 \mathrm{~V}, \mathrm{~V}_{\mathrm{S}}=15 \mathrm{~V}$ | 11 | 12.5 | 15 | V |
| $\mathrm{V}_{\text {GATE }}-\mathrm{V}_{\text {SOURCE }}$ |  | $\mathrm{V}^{+}=32 \mathrm{~V}, \mathrm{~V}_{\mathrm{S}}=32 \mathrm{~V}$ | 11 | 13 | 16 | V |
| Gate Turn-on Time, $\mathrm{t}_{\mathrm{ON}}$ (Note 4) | $\mathrm{V}_{\mathrm{IN}}$ switched from 0 to 5 V ; measure time for $\mathrm{V}_{\text {GATE }}$ to reach 20 V |  |  | 25 | 50 | $\mu \mathrm{s}$ |
| Gate Turn-off Time, $\mathrm{t}_{\text {OFF }}$ | $\mathrm{V}_{\mathrm{IN}}$ switched from 5 to 0 V ; measure time for $V_{\text {GATE }}$ to reach 1 V |  |  | 4 | 10 | $\mu \mathrm{s}$ |

Note 1 Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Electrical specifications do not apply when operating the device beyond its specified Operating Ratings.
Note 2 The MIC5011 is ESD sensitive.
Note 3 Minimum and maximum Electrical Characteristics are $100 \%$ tested at $T_{A}=25^{\circ} \mathrm{C}$ and $T_{A}=85^{\circ} \mathrm{C}$, and $100 \%$ guaranteed over the entire range. Typicals are characterized at $25^{\circ} \mathrm{C}$ and represent the most likely parametric norm.
Note 4 Test conditions reflect worst case high-side driver performance. Low-side and bootstrapped topologies are significantly faster-see Applications Information. Maximum value of switching speed seen at $125^{\circ} \mathrm{C}$, units operated at room temperature will reflect the typical values shown.

## Test Circuit



Typical Characteristics (Continued)



High-side Turn-on Time*


* Time for gate to reach $\mathrm{V}^{+}+5 \mathrm{~V}$ in test circuit with $\mathrm{VS}=\mathrm{V}^{+}-5 \mathrm{~V}$.

Typical Characteristics (Continued)




Low-side Turn-on Time for Gate $=10 \mathrm{~V}$


Turn-off Time


Turn-on Time




## Block Diagram



## Applications Information

## Functional Description (Refer to Block Diagram)

The MIC5011 functions are controlled via a logic block connected to the input pin 2 . When the input is low, all functions are turned off for low standby current and the gate of the power MOSFET is also held low through $500 \Omega$ to an N -channel switch. When the input is taken above the turnon threshold ( 3.5 V typical), the N -channel switch turns off and the charge pump is turned on to charge the gate of the power FET.

The charge pump incorporates a 100 kHz oscillator and onchip pump capacitors capable of charging 1 nF to 5 V above supply in $60 \mu$ s typical. With the addition of 1 nF capacitors at C1 and C2, the turn-on time is reduced to $25 \mu$ s typical (see Figure 3). The charge pump is capable of pumping the gate up to over twice the supply voltage. For this reason, a zener clamp ( 12.5 V typical) is provided between the gate pin 5 and source pin 3 to prevent exceeding the $\mathrm{V}_{\mathrm{GS}}$ rating of the MOSFET at high supplies.

## Applications Information (Continued)

## Construction Hints

High current pulse circuits demand equipment and assembly techniques that are more stringent than normal, low current lab practices. The following are the sources of pitfalls most often encountered during prototyping. Supplies: many bench power supplies have poor transient response. Circuits that are being pulse tested, or those that operate by pulse-width modulation will produce strange results when used with a supply that has poor ripple rejection, or a peaked transient response. Always monitor the power supply voltage that appears at the drain of a highside driver (or the supply side of the load in a low-side driver) with an oscilloscope. It is not uncommon to find bench power supplies in the 1 kW class that overshoot or undershoot by as much as $50 \%$ when pulse loaded. Not only will the load current and voltage measurements be affected, but it is possible to over-stress various components-especially electrolytic capacitors-with possibly catastrophic results. A $10 \mu \mathrm{~F}$ supply bypass capacitor at the chip is recommended.
Residual Resistances: Resistances in circuit connections may also cause confusing results. For example, a circuit may employ a $50 \mathrm{~m} \Omega$ power MOSFET for low drop, but careless construction techniques could easily add 50 to $100 \mathrm{~m} \Omega$ resistance. Do not use a socket for the MOSFET. If the MOSFET is a TO-220 type package, make high-current drain connections to the tab. Wiring losses have a profound effect on high-current circuits. A floating millivoltmeter can identify connections that are contributing excess drop under load.

## Circuit Topologies

The MIC5011 is suited for use with standard MOSFETs in high- or low-side driver applications. In addition, the MIC5011 works well in applications where, for faster switching times, the supply is bootstrapped from the MOSFET source output. Low voltage, high-side drivers (such as shown in Figure 1) are the slowest; their speed is reflected in the gate turnon time specifications. The fastest drivers are the low-side and bootstrapped high-side types (Figures 2 and 4). Load current switching times are often much faster than the time to full gate enhancement, depending on the circuit type, the MOSFET, and the load. Turn-off times are essentially the same for all circuits (less than $10 \mu \mathrm{~s}$ to $\mathrm{V}_{\mathrm{GS}}=1 \mathrm{~V}$ ). The choice of one topology over another is based on a combination of considerations including speed, voltage, and desired system characteristics.
High-Side Driver (Figure 1). The high-side topology works well down to $\mathrm{V}^{+}=7 \mathrm{~V}$ with standard MOSFETs. From 4.75 to 7 V supply, a logic-level MOSFET can be substituted since the MIC5011 will not reach 10V gate enhancement ( 10 V is the maximum rating for logic-compatible MOSFETs).
High-side drivers implemented with MIC501X drivers are self-protected against inductive switching transients. During turn-off an inductive load will force the MOSFET source 5 V or more below ground, while the MIC5011 holds the gate
at ground potential. The MOSFET is forced into conduction, and it dissipates the energy stored in the load inductance. The MIC5011 source pin (3) is designed to withstand this negative excursion without damage. External clamp diodes are unnecessary.
Low-Side Driver (Figure 2). A key advantage of the lowside topology is that the load supply is limited only by the MOSFET BVDSS rating. Clamping may be required to protect the MOSFET drain terminal from inductive switching transients. The MIC5011 supply should be limited to 15 V in low-side topologies, otherwise a large current will be forced through the gate clamp zener.
Low-side drivers constructed with the MIC501X family are also fast; the MOSFET gate is driven to near supply immediately when commanded ON. Typical circuits achieve 10 V enhancement in $10 \mu \mathrm{~s}$ or less on a 12 to 15 V supply.
Modifying Switching Times (Figure 3). High-side switching times can be improved by a factor of 2 or more by adding external charge pump capacitors of 1 nF each. In costsensitive applications, omit C1 (C2 has a dominant effect on speed).
Do not add external capacitors to the MOSFET gate. Add a resistor ( $1 \mathrm{k} \Omega$ to $51 \mathrm{k} \Omega$ ) in series with the gate to slow down the switching time.


## Figure 3. High Side Driver with External Charge Pump Capacitors

Bootstrapped High-Side Driver (Figure 4). The speed of a high-side driver can be increased to better than $10 \mu$ s by bootstrapping the supply off of the MOSFET source. This topology can be used where the load is pulse-width modulated ( 100 Hz to 20 kHz ), or where it is energized continuously. The Schottky barrier diode prevents the MIC5011 supply pin from dropping more than 200 mV below the drain supply, and it also improves turn-on time on supplies of less than 10 V . Since the supply current in the "off" state is only a small leakage, the 100 nF bypass capacitor tends to remain charged for several seconds after the MIC5011 is turned off. In a PWM application the chip supply is sustained at a higher potential than the system supply, which improves switching time.

## Applications Information (Continued)



Opto-Isolated Interface (Figure 5). Although the MIC5011 has no special input slew rate requirement, the lethargic transitions provided by an opto-isolator may cause oscillations on the rise and fall of the output. The circuit shown accelerates the input transitions from a 4 N 35 opto-isolator by adding hysteresis. Opto-isolators are used where the control circuitry cannot share a common ground with the MIC5011 and high-current power supply, or where the control circuitry is located remotely. This implementation is intrinsically safe; if the control line is severed the MIC5011 will turn OFF.
Industrial Switch (Figure 6). The most common manual control for industrial loads is a push button on/off switch. The "on" button is physically arranged in a recess so that in a panic situation the "off" button, which extends out from the control box, is more easily pressed. This circuit is compat-


Figure 5. Improved Opto-Isolator Performance
ible with control boxes such as the CR2943 series (GE). The circuit is configured so that if both switches close simultaneously, the "off" button has precedence.
This application also illustrates how two (or more) MOSFETs can be paralleled. This reduces the switch drop, and distributes the switch dissipation into multiple packages.
High-Voltage Bootstrap (Figure 7). Although the MIC5011 is limited to operation on 4.75 to 32 V supplies, a floating bootstrap arrangement can be used to build a high-side switch that operates on much higher voltages. The MIC5011 and MOSFET are configured as a low-side driver, but the load is connected in series with ground.
Power for the MIC5011 is supplied by a charge pump. A 20 kHz square wave ( $15 \mathrm{Vp}-\mathrm{p}$ ) drives the pump capacitor and delivers current to a $100 \mu \mathrm{~F}$ storage capacitor. A zener


Figure 6. 50-Ampere Industrial Switch

## Applications Information (Continued)


$15 \mathrm{Vp}-\mathrm{p}, 20 \mathrm{kHz}$
Squarewave

Figure 7. High-Voltage Bootstrapped Driver
diode limits the supply to 18 V . When the MIC5011 is off, power is supplied by a diode connected to a 15 V supply. The circuit of Figure 5 is put to good use as a barrier between low voltage control circuitry and the 90 V motor supply.
Half-Bridge Motor Driver (Figure 8). Closed loop control of motor speed requires a half-bridge driver. This topology presents an extra challenge since the two output devices should not cross conduct (shoot-through) when switching.

Cross conduction increases output device power dissipation. Speed is also important, since PWM control requires the outputs to switch in the 2 to 20 kHz range.
The circuit of Figure 8 utilizes fast configurations for both the top- and bottom-side drivers. Delay networks at each input provide a 2 to $3 \mu$ s dead time effectively eliminating cross conduction. Two of these circuits can be connected together to form an H-bridge for locked antiphase or sign/ magnitude control.


Figure 8. Half-Bridge Motor Driver

Applications Information (Continued)


Figure 9. 30 Ampere Time-Delay Relay

Time-Delay Relay (Figure 9). The MIC5011 forms the basis of a simple time-delay relay. As shown, the delay commences when power is applied, but the $100 \mathrm{k} \Omega / 1 \mathrm{~N} 4148$ could be independently driven from an external source such as a switch or another high-side driver to give a delay relative to some other event in the system. Hysteresis has been added to guarantee clean switching at turn-on.
Motor Driver with Stall Shutdown (Figure 10). Tachometer feedback can be used to shut down a motor driver circuit when a stall condition occurs. The control switch is a 3 -way type; the "START" position is momentary and forces the driver ON. When released, the switch returns to the "RUN" position, and the tachometer's output is used to hold the MIC5011 input ON. If the motor slows down, the tach output is reduced, and the MIC5011 switches OFF. Resistor " R " sets the shutdown threshold.
Electronic Governor (Figure 11). The output of an ac tachometer can be used to form a PWM loop to maintain the speed of a motor. The tachometer output is rectified, partially filtered, and fed back to the input of the MIC5011. When the motor is stalled there is no tachometer output, and MIC5011 input is pulled high delivering full power to the motor. If the motor spins fast enough, the tachometer output is sufficient to pull the MIC5011 input low, shutting the output off. Since the rectified waveform is only partially filtered, the input oscillates around its threshold causing the MIC5011 to switch on and off at the frequency of the tachometer signal. A PWM action results since the average dc voltage at the input decreases as the motor spins faster. The $1 \mathrm{k} \Omega$ potentiometer is used to set the running speed of the motor. Loop gain (and speed regulation) is increased by increasing the value of the 100 nF filter capacitor.
The performance of such a loop is imprecise, but stable and inexpensive. A more elaborate loop would consist of a PWM controller and a half-bridge.


Figure 10. Motor Stall Shutdown


Figure 11. Electronic Governor

## Applications Information (Continued)

## Gate Control Circuit

When applying the MIC5011, it is helpful to understand the operation of the gate control circuitry (see Figure 12). The gate circuitry can be divided into two sections: 1) charge pump (oscillator, Q1-Q5, and the capacitors) and 2) gate turn-off switch (Q6).
When the MIC5011 is in the OFF state, the oscillator is turned off, thereby disabling the charge pump. Q5 is also turned off, and Q6 is turned on. Q6 holds the gate pin (G) at ground potential which effectively turns the external MOSFET off.
Q6 is turned off when the MIC5011 is commanded on, and Q5 pulls the gate up to supply (through 2 diodes). Next, the charge pump begins supplying current to the gate. The gate accepts charge until the gate-source voltage reaches 12.5 V and is clamped by the zener diode.
A 2-output, three-phase clock switches Q1-Q4, providing a quasi-tripling action. During the initial phase Q4 and Q2 are

ON. C1 is discharged, and C2 is charged to supply through Q5. For the second phase Q4 turns off and Q3 turns on, pushing pin C 2 above supply (charge is dumped into the gate). Q3 also charges C1. On the third phase Q2 turns off and Q1 turns on, pushing the common point of the two capacitors above supply. Some of the charge in C1 makes its way to the gate. The sequence is repeated by turning Q2 and Q4 back on, and Q1 and Q3 off.
In a low-side application operating on a 12 to 15 V supply, the MOSFET is fully enhanced by the action of Q5 alone. On supplies of more than approximately 14 V , current flows directly from Q5 through the zener diode to ground. To prevent excessive current flow, the MIC5011 supply should be limited to 15 V in low-side applications.
The action of Q5 makes the MIC5011 operate quickly in low-side applications. In high-side applications Q5 precharges the MOSFET gate to supply, leaving the charge pump to carry the gate up to full enhancement 10 V above supply. Bootstrapped high-side drivers are as fast as lowside drivers since the chip supply is boosted well above the drain at turn-on.


Figure 12. Gate Control Circuit Detail

## Dual High- or Low-Side MOSFET Driver

## General Description

The MIC5012 is the dual member of the Micrel MIC501X driver family. These ICs are designed to drive the gate of an N -channel power MOSFET above the supply rail in highside power switch applications. The 14-pin MIC5012 is extremely easy to use, requiring only a power FET and nominal supply decoupling to implement either a high- or low-side switch.
The MIC5012 charges a 1 nF load in $60 \mu$ s typical. Operation down to 4.75 V allows the MIC5012 to drive standard MOSFETs in 5 V low-side applications by boosting the gate voltage above the logic supply. In addition, multiple, paralleled MOSFETs can be driven by a single MIC5012 for ultrahigh current applications.
Other members of the Micrel driver family include the MIC5010 full-featured driver, MIC5011 minimum parts count driver, and MIC5013 protected 8-pin driver.

For new designs, Micrel recommends the pin-compatible MIC5016 dual MOSFET driver.

## Features

- 4.75 V to 32 V operation
- 2 independent drivers; implements high and low side drivers
- Less than $1 \mu \mathrm{~A}$ standby current in the "off" state per channel
- MIL-STD-883 Method 5004/5005 version available
- Available in small outline SOIC packages
- Internal charge pump to drive the gate of an N -channel power FET above supply
- Internal zener clamp for gate protection
- Minimum external parts count
- Can be used to boost drive to low-side power FETs operating on logic supplies
- Independent supply pins for half-bridge applications


## Applications

- Lamp drivers
- Motion Control
- Heater switching
- Power bus switching
- Half or full H -bridge drivers


## Typical Applications



## Ordering Information

| Part Number | Temp. Range | Package |
| :--- | :---: | :--- |
| MIC5012BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14-pin Plastic DIP |
| MIC5012BWM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16-pin Wide SOIC |
| $5962-9313902$ MCA $^{*}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 14 -pin Ceramic DIP |

* Standard Military Drawing number for MIC5012AJBQ

Note: The MIC5012 is ESD sensitive.

## Absolute Maximum Ratings (Note 1, 2)

Supply Voltage ( $\mathrm{V}^{+}$), Pins 10, 12 Input Voltage, Pins 11, 14
Source Voltage, Pins 2, 5
Current into Pins 2, 5
Gate Voltage, Pins 4, 6
Junction Temperature

$$
-0.5 \mathrm{~V} \text { to } 36 \mathrm{~V}
$$

-10 V to $\mathrm{V}^{+}$
-10 V to $\mathrm{V}^{+}$ 50 mA
-1 V to 50 V $150^{\circ} \mathrm{C}$

Operating Ratings (Notes 1, 2)
Power Dissipation
$\theta_{\mathrm{JA}}$ (Plastic DIP)
$80^{\circ} \mathrm{C} / \mathrm{W}$
$105^{\circ} \mathrm{C} / \mathrm{W}$
$105^{\circ} \mathrm{C} / \mathrm{W}$
$-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
$260^{\circ} \mathrm{C}$
4.75 V to 32 V high side 4.75 V to 15 V low side

Pin Description (Refer to Typical Applications)

| DIP Pin Number | Pin Name | Pin Function |
| :---: | :---: | :--- |
| 12,10 | $\mathrm{~V}^{+}$ | Supply; must be decoupled to isolate from large transients caused by the <br> power FET drain. $10 \mu \mathrm{~F}$ is recommended close to pins 1 and 4. |
| 14,11 | Input | Turns on power MOSFET when taken above threshold (3.5V typical). <br> Requires $<1 \mu \mathrm{~A}$ to switch. |
| 2,5 | Source | Connects to source lead of power FET and is the return for the gate clamp <br> zener. Can safely swing to -10 V when turning off inductive loads. |
| 3 | Ground | Drives and clamps the gate of the power FET. Clamped to approximately - <br> 0.7 V by an internal diode when turning off inductive loads. |
| 4,6 |  |  |

## Pin Configuration



Electrical Characteristics (Note 3) Test circuit. $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{V}^{+}=15 \mathrm{~V}$, all switches open, unless
otherwise specified.

| Parameter | Conditions |  | Min | Typical | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Current (per section) | $\mathrm{V}^{+}=32 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}, \mathrm{~S} 2$ closed |  | 0.1 | 10 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\mathrm{S}}=32 \mathrm{~V}$ |  | 8 | 20 | mA |
|  | $\mathrm{V}^{+}=5 \mathrm{~V}$ | $\mathrm{V}_{\text {IN }}=5 \mathrm{~V}, \mathrm{~S} 2$ closed |  | 1.6 | 4 | mA |
| Logic Input Voltage | $\mathrm{V}^{+}=4.75 \mathrm{~V}$ | Adjust $\mathrm{V}_{\text {IN }}$ for $\mathrm{V}_{\text {GATE }}$ low |  |  | 2 | V |
|  |  | Adjust $\mathrm{V}_{\text {IN }}$ for $\mathrm{V}_{\text {GATE }}$ high | 4.5 |  |  | V |
|  | $\mathrm{V}^{+}=15 \mathrm{~V}$ | Adjust $\mathrm{V}_{\text {IN }}$ for $\mathrm{V}_{\text {GATE }}$ high | 5.0 |  |  | V |
| Logic Input Current, $\mathrm{I}_{2}$ | $\mathrm{V}^{+}=32 \mathrm{~V}$ | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ | -1 |  |  | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\text {IN }}=32 \mathrm{~V}$ |  |  | 1 | $\mu \mathrm{A}$ |
| Input Capacitance | Pins 11, 14 |  |  | 5 |  | pF |
| Gate Drive, $\mathrm{V}_{\text {GATE }}$ | S1, S2 closed,$\mathrm{V}_{\mathrm{S}}=\mathrm{V}_{+}, \mathrm{V}_{\mathrm{IN}}=5 \mathrm{~V}$ | $\mathrm{V}^{+}=4.75 \mathrm{~V}, \mathrm{I}_{\mathrm{GATE}}=0, \mathrm{~V}_{\mathrm{IN}}=4.5 \mathrm{~V}$ | 7 | 10 |  | V |
|  |  | $\mathrm{V}^{+}=15 \mathrm{~V}, \mathrm{I}_{\mathrm{GATE}}=100 \mu \mathrm{~A}, \mathrm{~V}_{\mathrm{IN}}=5 \mathrm{~V}$ | 24 | 27 |  | V |
| Zener Clamp, | S2 closed, $\mathrm{V}_{\mathrm{IN}}=5 \mathrm{~V}$ | $\mathrm{V}^{+}=15 \mathrm{~V}, \mathrm{~V}_{\mathrm{S}}=15 \mathrm{~V}$ | 11 | 12.5 | 15 | V |
| $\mathrm{V}_{\mathrm{GATE}}-\mathrm{V}_{\text {SOURCE }}$ |  | $\mathrm{V}^{+}=32 \mathrm{~V}, \mathrm{~V}_{\mathrm{S}}=32 \mathrm{~V}$ | 11 | 13 | 16 | V |
| Gate Turn-on Time, $\mathrm{t}_{\mathrm{ON}}$ (Note 4) | $\mathrm{V}_{\text {IN }}$ switched from 0 to 5 V ; measure time for $V_{\text {GATE }}$ to reach 20 V |  |  | 60 | 200 | $\mu \mathrm{s}$ |
| Gate Turn-off Time, $\mathrm{t}_{\text {OFF }}$ | $\mathrm{V}_{\mathrm{IN}}$ switched from 5 to 0 V ; measure time for $V_{\text {GATE }}$ to reach 1 V |  |  | 4 | 10 | $\mu \mathrm{s}$ |

Note 1 Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Electrical specifications do not apply when operating the device beyond its specified Operating Ratings.
Note 2 The MIC5012 is ESD sensitive.
Note 3 Minimum and maximum Electrical Characteristics are $100 \%$ tested at $T_{A}=25^{\circ} \mathrm{C}$ and $\mathrm{T}_{\mathrm{A}}=85^{\circ} \mathrm{C}$, and $100 \%$ guaranteed over the entire range. Typicals are characterized at $25^{\circ} \mathrm{C}$ and represent the most likely parametric norm.
Note 4 Test conditions reflect worst case high-side driver performance. Low-side and bootstrapped topologies are significantly faster-see Applications Information. Maximum value of switching speed seen at $125^{\circ} \mathrm{C}$, units operated at room temperature will reflect the typical values shown.

## Test Circuit



Typical Characteristics (Continued)







* Time for gate to reach $\mathrm{V}^{+}+5 \mathrm{~V}$ in test circuit with $\mathrm{VS}=\mathrm{V}^{+}-5 \mathrm{~V}$.

Typical Characteristics (Continued)


Charge Pump Output Current


## Applications Information

## Functional Description (Refer to Block Diagram)

The MIC5012 consists of two independent drivers sharing a common ground. The functions are controlled via a logic block connected to the logic input. When the input is low, all functions are turned off for low standby current and the gate of the power MOSFET is also held low through $500 \Omega$ to an N -channel switch. When the input is taken above the turnon threshold ( 3.5 V typical), the N -channel switch turns off and the charge pump is turned on to charge the gate of the power FET.
The charge pump incorporates a 100 kHz oscillator and onchip pump capacitors capable of charging 1 nF to 5 V above supply in $60 \mu \mathrm{~s}$ typical. The charge pump is capable of pumping the gate up to over twice the supply voltage. For this reason, a zener clamp ( 12.5 V typical) is provided between the gate pin and source pin to prevent exceeding

Turn-on Time


Block Diagram

the $\mathrm{V}_{\mathrm{GS}}$ rating of the MOSFET at high supplies.
Since the supply pins are independent, the two drivers contained in the MIC5012 can be operated from separate supplies of different values (see Figure 6).

## Construction Hints

High current pulse circuits demand equipment and assembly techniques that are more stringent than normal, low current lab practices. The following are the sources of

## Applications Information (Continued)




Figure 4. Improved Opto-Isolator Performance

CR2943-NA102A (GE)
pitfalls most often encountered during prototyping: Supplies: many bench power supplies have poor transient response. Circuits that are being pulse tested, or those that operate by pulse-width modulation will produce strange results when used with a supply that has poor ripple rejection, or a peaked transient response. Always monitor the power supply voltage that appears at the drain of a highside driver (or the supply side of the load in a low-side driver) with an oscilloscope. It is not uncommon to find bench power supplies in the 1 kW class that overshoot or undershoot by as much as $50 \%$ when pulse loaded. Not only will the load current and voltage measurements be affected, but it is possible to over-stress various components-especially electrolytic capacitors-with possibly catastrophic results. A $10 \mu \mathrm{~F}$ supply bypass capacitor at the chip is recommended.
Residual Resistances: Resistances in circuit connections may also cause confusing results. For example, a circuit may employ a $50 \mathrm{~m} \Omega$ power MOSFET for low drop, but careless construction techniques could easily add 50 to $100 \mathrm{~m} \Omega$ resistance. Do not use a socket for the MOSFET. If the MOSFET is a TO-220 type package, make high-current drain connections to the tab. Wiring losses have a profound effect on high-current circuits. A floating millivoltmeter can identify connections that are contributing excess drop under load.

Figure 5. 50-Ampere Industrial Switch

## Circuit Topologies

The MIC5012 is suited for use with standard MOSFETs in high- or low-side driver applications. In addition, the MIC5012 works well in applications where, for faster switching times, the supply is bootstrapped from the MOSFET source output. Low voltage, high-side drivers (such as shown in Figure 1) are the slowest; their speed is reflected in the gate turnon time specifications. The fastest drivers are the low-side and bootstrapped high-side types (Figures 2 and 4). Load current switching times are often much faster than the time to full gate enhancement, depending on the circuit type, the MOSFET, and the load. Turn-off times are essentially the same for all circuits (less than $10 \mu \mathrm{~s}$ to $\mathrm{V}_{\mathrm{GS}}=1 \mathrm{~V}$ ). The choice of one topology over another is based on a combination of considerations including speed, voltage, and desired system characteristics.
High-Side Driver (Figure 1). The high-side topology works well down to $\mathrm{V}^{+}=7 \mathrm{~V}$ with standard MOSFETs. From 4.75 to 7 V supply, a logic-level MOSFET can be substituted since the MIC5012 will not reach 10V gate enhancement ( 10 V is the maximum rating for logic-compatible MOSFETs).

## Applications Information (Continued)

High-side drivers implemented with MIC501X drivers are self-protected against inductive switching transients. During turn-off an inductive load will force the MOSFET source 5 V or more below ground, while the MIC5012 holds the gate at ground potential. The MOSFET is forced into conduction, and it dissipates the energy stored in the load inductance. The MIC5012 source pin is designed to withstand this negative excursion without damage. External clamp diodes are unnecessary.
Low-Side Driver (Figure 2). A key advantage of the lowside topology is that the load supply is limited only by the MOSFET $\mathrm{BV}_{\text {DSS }}$ rating. Clamping may be required to protect the MOSFET drain terminal from inductive switching transients. The MIC5012 supply should be limited to 15 V in low-side topologies; otherwise, a large current will be forced through the gate clamp zener. The switching speed to 10 V enhancement is $300 \mu$ s driving 1 nF on a 5 V supply. On a 15 V supply the turn-on time is less than $2 \mu \mathrm{~s}$ to 10 V Low-side drivers constructed with the MIC501X family are also fast; the MOSFET gate is driven to near supply immediately when commanded ON. Typical circuits achieve 10 V enhancement in $10 \mu$ s or less on a 12 to 15 V supply.
Modifying Switching Times. Do not add external capacitors to the MOSFET gate. Add a resistor ( $1 \mathrm{k} \Omega$ to $51 \mathrm{k} \Omega$ ) in series with the gate to slow down the switching time.
Bootstrapped High-Side Driver (Figure 3). The speed of a high-side driver can be increased to better than $10 \mu \mathrm{~s}$ by bootstrapping the supply off of the MOSFET source. This topology can be used where the load is pulse-width modulated $(100 \mathrm{~Hz}$ to 20 kHz$)$, or where it is energized continu-
ously. The Schottky barrier diode prevents the MIC5012 supply pin from dropping more than 200 mV below the drain supply, and it also improves turn-on time on supplies of less than 10 V . Since the supply current in the "off" state is only a small leakage, the 100 nF bypass capacitor tends to remain charged for several seconds after the MIC5012 is turned off. In a PWM application the chip supply is sustained at a higher potential than the system supply, which improves switching time.
Opto-Isolated Interface (Figure 4). Although the MIC5012 has no special input slew rate requirement, the lethargic transitions provided by an opto-isolator may cause oscillations on the rise and fall of the output. The circuit shown accelerates the input transitions from a 4N35 opto-isolator by adding hysteresis. Opto-isolators are used where the control circuitry cannot share a common ground with the MIC5012 and high-current power supply, or where the control circuitry is located remotely. This implementation is intrinsically safe; if the control line is severed the MIC5012 will turn OFF.
Industrial Switch (Figure 5). The most common manual control for industrial loads is a push button on/off switch. The "on" button is physically arranged in a recess so that in a panic situation the "off" button, which extends out from the control box, is more easily pressed. This circuit is compatible with control boxes such as the CR2943 series (GE). The circuit is configured so that if both switches close simultaneously, the "off" button has precedence.
This application also illustrates how two (or more) MOSFETs


Figure 6. Half-Bridge Motor Driver

## Applications Information (Continued)

can be paralleled. This reduces the switch drop, and distributes the switch dissipation into multiple packages.
Half-Bridge Motor Driver (Figure 6). Closed loop control of motor speed requires a half-bridge driver. This topology presents an extra challenge since the two output devices should not cross conduct (shoot-through) when switching. Cross conduction increases output device power dissipation. Speed is also important, since PWM control requires the outputs to switch in the 2 to 20 kHz range.
The circuit of Figure 6 utilizes fast configurations for both the top- and bottom-side drivers. Delay networks at each input provide a 2 to $3 \mu \mathrm{~s}$ dead time effectively eliminating cross conduction. Two of these circuits can be connected together to form an H-bridge for locked antiphase or sign/ magnitude control.
Time-Delay Relay (Figure 7). The MIC5012 forms the basis of a simple time-delay relay. As shown, the delay commences when power is applied, but the $100 \mathrm{k} \Omega / 1 \mathrm{~N} 4148$ could be independently driven from an external source such as a switch or another high-side driver to give a delay relative to some other event in the system. Hysteresis has been added to guarantee clean switching at turn-on.
Motor Driver with Stall Shutdown (Figure 8). Tachometer feedback can be used to shut down a motor driver circuit when a stall condition occurs. The control switch is a 3-way type; the "START" position is momentary and forces the driver ON. When released, the switch returns to the "RUN" position, and the tachometer's output is used to hold the MIC5012 input ON. If the motor slows down, the tach output is reduced, and the MIC5012 switches OFF. Resistor "R" sets the shutdown threshold.


Figure 8. Motor Stall Shutdown


Figure 7. 30 Ampere Time-Delay Relay

Electronic Governor (Figure 9). The output of an ac tachometer can be used to form a PWM loop to maintain the speed of a motor. The tachometer output is rectified, partially filtered, and fed back to the input of the MIC5012. When the motor is stalled there is no tachometer output, and MIC5012 input is pulled high delivering full power to the motor. If the motor spins fast enough, the tachometer output is sufficient to pull the MIC5012 input low, shutting the output off. Since the rectified waveform is only partially filtered, the input oscillates around its threshold causing the MIC5012 to switch on and off at the frequency of the tachometer signal. A PWM action results since the average dc voltage at the input decreases as the motor spins faster. The $1 \mathrm{k} \Omega$ potentiometer is used to set the running speed of the motor. Loop gain (and speed regulation) is increased by increasing the value of the 100 nF filter capacitor.
The performance of such a loop is imprecise, but stable and inexpensive. A more elaborate loop would consist of a PWM controller and a half-bridge.


Figure 9. Electronic Governor

## Applications Information (Continued)

## Gate Control Circuit

When applying the MIC5012, it is helpful to understand the operation of the gate control circuitry (see Figure 12). The gate circuitry can be divided into two sections: 1) charge pump (oscillator, Q1-Q5, and the capacitors) and 2) gate turn-off switch (Q6).
When the MIC5012 is in the OFF state, the oscillator is turned off, thereby disabling the charge pump. Q5 is also turned off, and Q6 is turned on. Q6 holds the gate pin (G) at ground potential which effectively turns the external MOSFET off.
Q6 is turned off when the MIC5012 is commanded on, and Q5 pulls the gate up to supply (through 2 diodes). Next, the charge pump begins supplying current to the gate. The gate accepts charge until the gate-source voltage reaches 12.5 V and is clamped by the zener diode.
A 2-output, three-phase clock switches Q1-Q4, providing a quasi-tripling action. During the initial phase Q4 and Q2 are ON. C1 is discharged, and C2 is charged to supply through

Q5. For the second phase Q4 turns off and Q3 turns on, pushing C2 above supply (charge is dumped into the gate). Q3 also charges C1. On the third phase Q2 turns off and Q1 turns on, pushing the common point of the two capacitors above supply. Some of the charge in C1 makes its way to the gate. The sequence is repeated by turning Q2 and Q4 back on, and Q1 and Q3 off.
In a low-side application operating on a 12 to 15 V supply, the MOSFET is fully enhanced by the action of Q5 alone. On supplies of more than approximately 14 V , current flows directly from Q5 through the zener diode to ground. To prevent excessive current flow, the MIC5012 supply should be limited to 15 V in low-side applications.
The action of Q5 makes the MIC5012 operate quickly in low-side applications. In high-side applications Q5 precharges the MOSFET gate to supply, leaving the charge pump to carry the gate up to full enhancement 10 V above supply. Bootstrapped high-side drivers are as fast as lowside drivers since the chip supply is boosted well above the drain at turn-on.


Figure 10. Gate Control Circuit Detail

## General Description

The MIC5013 is an 8-pin MOSFET driver with over-current shutdown and a fault flag. It is designed to drive the gate of an N-channel power MOSFET above the supply rail highside power switch applications. The MIC5013 is compatible with standard or current-sensing power MOSFETs in both high- and low-side driver topologies.
The MIC5013 charges a 1 nF load in $60 \mu \mathrm{~s}$ typical and protects the MOSFET from over-current conditions. The current sense trip point is fully programmable and a dynamic threshold allows high in-rush current loads to be started. A fault pin indicates when the MIC5013 has turned off the FET due to excessive current.
Other members of the Micrel driver family include the MIC5010 full-featured driver, MIC5011 minimum parts count driver, and MIC5012 dual driver.

## Features

- 7V to 32V operation
- Less than $1 \mu \mathrm{~A}$ standby current in the "OFF" state
- MIL-STD-883 Method 5004/5005 version available
- Available in small outline SOIC packages
- Internal charge pump to drive the gate of an N -channel power FET above supply
- Internal zener clamp for gate protection
- $60 \mu$ s typical turn-on time to $50 \%$ gate overdrive
- Programmable over-current sensing
- Dynamic current threshold for high in-rush loads
- Fault output pin indicates current faults
- Implements high- or low-side switches


## Applications

- Lamp drivers
- Relay and solenoid drivers
- Heater switching
- Power bus switching
- Motion control


## Typical Application



| Part Number | Temperature Range | Package |
| :--- | :---: | :--- |
| MIC5013BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-pin Plastic DIP |
| MIC5013BM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-pin SOIC |
| MIC5013AJB | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-pin Ceramic DIP |

* AJB indicates units screened to MIL-STD 883, Method 5004, condition B, and burned-in for 1-week.

Figure 1. High-Side Driver with Current-Sensing MOSFET

Note: The MIC5013 is ESD sensitive.

Absolute Maximum Ratings (Note 1, 2)
Input Voltage, Pin 1
Threshold Voltage, Pin 2
Sense Voltage, Pin 3
Source Voltage, Pin 4
Current into Pin 4
Gate Voltage, Pin 6
Supply Voltage ( $\mathrm{V}^{+}$), Pin 7
Fault Output Current, Pin 8
Junction Temperature

Operating Ratings (Notes 1, 2)
Power Dissipation
1.25W
$\theta_{\mathrm{JA}}$ (Plastic DIP)
$\theta_{\text {JA }}$ (Ceramic DIP)
$\theta_{\text {JA }}$ (SOIC)
Ambient Temperature: B version
Ambient Temperature: A version
Storage Temperature
Lead Temperature
(Soldering, 10 seconds)
Supply Voltage $\left(\mathrm{V}^{+}\right)$, Pin $7 \quad 7 \mathrm{~V}$ to 32 V high side
7 V to 15 V low side

## Pin Description (Refer to Figures 1 and 2)

| Pin Number | Pin Name | Pin Function |
| :---: | :---: | :---: |
| 1 | Input | Resets current sense latch and turns on power MOSFET when taken above threshold ( 3.5 V typical). Pin 1 requires $<1 \mu \mathrm{~A}$ to switch. |
| 2 | Threshold | Sets current sense trip voltage according to: $\mathrm{V}_{\mathrm{TRIP}}=\frac{2200}{\mathrm{R}_{\mathrm{TH}}+1000}$ <br> where $\mathrm{R}_{T H}$ to ground is 3.3 k to $20 \mathrm{k} \Omega$. Adding capacitor $\mathrm{C}_{\mathrm{TH}}$ increases the trip voltage at turn-on to 2 V . Use $\mathrm{C}_{\mathrm{TH}}=10 \mu \mathrm{~F}$ for a 10 ms turn-on time constant. |
| 3 | Sense | The sense pin causes the current sense to trip when $\mathrm{V}_{\text {SENSE }}$ is $\mathrm{V}_{\text {TRIP }}$ above $V_{\text {SOURCE }}$. Pin 3 is used in conjunction with a current shunt in the source of a 3 lead FET or a resistor $R_{S}$ in the sense lead of a current sensing FET. |
| 4 | Source | Reference for the current sense voltage on pin 3 and return for the gate clamp zener. Connect to the load side of current shunt or kelvin lead of current sensing FET. Pins 3 and 4 can safely swing to -10 V when turning off inductive loads. |
| 5 | Ground |  |
| 6 | Gate | Drives and clamps the gate of the power FET. Pin 6 will be clamped to approximately -0.7 V by an internal diode when turning off inductive loads. |
| 7 | V+ | Supply pin; must be decoupled to isolate from large transients caused by the power FET drain. $10 \mu \mathrm{~F}$ is recommended close to pins 7 and 5 . |
| 8 | Fault | Outputs status of protection circuit when pin 1 is high. Fault low indicates normal operation; fault high indicates current sense tripped. |

## Pin Configuration



Electrical Characteristics (Note 3) Test circuit. $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{V}^{+}=15 \mathrm{~V}$, all switches open, unless
otherwise specified.

| Parameter | Conditions |  |  | Min | Typical | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Current, $\mathrm{I}_{7}$ | $\mathrm{V}^{+}=32 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$, S4 closed |  |  | 0.1 | 10 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\mathrm{S}}=32 \mathrm{~V}$ |  |  | 8 | 20 | mA |
| Logic Input Voltage, $\mathrm{V}_{\mathrm{IN}}$ | $\mathrm{V}^{+}=4.75 \mathrm{~V}$ | Adjust $\mathrm{V}_{\text {IN }}$ for $\mathrm{V}_{\text {GATE }}$ low |  |  |  | 2 | V |
|  |  | Adjust $\mathrm{V}_{\text {IN }}$ for $\mathrm{V}_{\text {GATE }}$ high |  | 4.5 |  |  | V |
|  | $\mathrm{V}^{+}=15 \mathrm{~V}$ | Adjust $\mathrm{V}_{\text {IN }}$ for $\mathrm{V}_{\text {GATE }}$ high |  | 5.0 |  |  | V |
| Logic Input Current, $\mathrm{l}_{1}$ | $\mathrm{V}+=32 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ |  | -1 |  |  | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\text {IN }}=32 \mathrm{~V}$ |  |  |  | 1 | $\mu \mathrm{A}$ |
| Input Capacitance | Pin 1 |  |  |  | 5 |  | pF |
| Gate Drive, $\mathrm{V}_{\text {GATE }}$ | S1, S2 closed,$\mathrm{V}_{\mathrm{S}}=\mathrm{V}_{+}, \mathrm{V}_{\mathrm{IN}}=5 \mathrm{~V}$ | $\mathrm{V}^{+}=7 \mathrm{~V}, \mathrm{I}_{6}=0$ |  | 13 | 15 |  | V |
|  |  | $\mathrm{V}^{+}=15 \mathrm{~V}, \mathrm{I}_{6}=100 \mu \mathrm{~A}$ |  | 24 | 27 |  | V |
| Zener Clamp, <br> $\mathrm{V}_{\text {GATE }}-\mathrm{V}_{\text {SOURCE }}$ | S2 closed, $\mathrm{V}_{\text {IN }}=5 \mathrm{~V}$ | $\mathrm{V}+=15 \mathrm{~V}, \mathrm{~V}_{\mathrm{S}}=15 \mathrm{~V}$ |  | 11 | 12.5 | 15 | V |
|  |  | $\mathrm{V}^{+}=32 \mathrm{~V}, \mathrm{~V}_{\mathrm{S}}=32 \mathrm{~V}$ |  | 11 | 13 | 16 | V |
| Gate Turn-on Time, $\mathrm{t}_{\mathrm{ON}}$ (Note 4) | $\mathrm{V}_{\mathrm{IN}}$ switched from 0 to 5 V ; measure time for $\mathrm{V}_{\text {GATE }}$ to reach 20 V |  |  |  | 60 | 200 | $\mu \mathrm{s}$ |
| Gate Turn-off Time, ${ }_{\text {OFF }}$ | $\mathrm{V}_{\mathrm{IN}}$ switched from 5 to 0 V ; measure time for $\mathrm{V}_{\text {GATE }}$ to reach 1 V |  |  |  | 4 | 10 | $\mu \mathrm{s}$ |
| Threshold Bias Voltage, $\mathrm{V}_{2}$ | $\mathrm{I}_{2}=200 \mu \mathrm{~A}$ |  |  | 1.7 | 2 | 2.2 | V |
| Current Sense Trip Voltage,$\mathrm{V}_{\text {SENSE }}-\mathrm{V}_{\text {SOURCE }}$ | $\text { S2 closed, } \mathrm{V}_{\mathrm{IN}}=5 \mathrm{~V}$ Increase I ${ }_{3}$ | $\begin{aligned} & \mathrm{V}^{+}=7 \mathrm{~V}, \\ & \mathrm{I}_{2}=100 \mu \mathrm{~A} \end{aligned}$ | S4 closed | 75 | 105 | 135 | mV |
|  |  |  | $\mathrm{V}_{\mathrm{S}}=4.9 \mathrm{~V}$, S4 open | 70 | 100 | 130 | mV |
|  |  | $\begin{aligned} & \mathrm{V}^{+}=15 \mathrm{~V} \\ & \mathrm{I}_{2}=200 \mu \mathrm{~A} \end{aligned}$ | S4 closed | 150 | 210 | 270 | mV |
|  |  |  | $\mathrm{V}_{\mathrm{S}}=11.8 \mathrm{~V}, \mathrm{~S} 4$ open | 140 | 200 | 260 | mV |
|  |  | $\begin{aligned} & \mathrm{V}^{+}=32 \mathrm{~V} \\ & \mathrm{I}_{2}=500 \mu \mathrm{~A} \end{aligned}$ | $\mathrm{V}_{\mathrm{S}}=0 \mathrm{~V}$, S4 open | 360 | 520 | 680 | mV |
|  |  |  | $\mathrm{V}_{\mathrm{S}}=25.5 \mathrm{~V}$, S4 open | 350 | 500 | 650 | mV |
| Peak Current Trip Voltage, $\underline{\mathrm{V}_{\text {SENSE }}-\mathrm{V}_{\text {SOURCE }}}$ | $\begin{aligned} & \text { S3, S4 closed, } \\ & \mathrm{V}^{+}=15 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=5 \mathrm{~V} \end{aligned}$ |  |  | 1.6 | 2.1 |  | V |
| Fault Output Voltage, $\mathrm{V}_{8}$ | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}, \mathrm{I}_{8}=-100 \mu \mathrm{~A}$ |  |  |  | 0.4 | 1 | V |
|  | $\mathrm{V}_{\mathrm{IN}}=5 \mathrm{~V}, \mathrm{I}_{8}=100 \mu \mathrm{~A}$, current sense tripped |  |  | 14 | 14.6 |  | V |

Note 1 Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Electrical specifications do not apply when operating the device beyond its specified Operating Ratings.
Note 2 The MIC5010 is ESD sensitive.
Note 3 Minimum and maximum Electrical Characteristics are $100 \%$ tested at $T_{A}=25^{\circ} \mathrm{C}$ and $\mathrm{T}_{\mathrm{A}}=85^{\circ} \mathrm{C}$, and $100 \%$ guaranteed over the entire range. Typicals are characterized at $25^{\circ} \mathrm{C}$ and represent the most likely parametric norm.
Note 4 Test conditions reflect worst case high-side driver performance. Low-side and bootstrapped topologies are significantly faster-see Applications Information.

## Test Circuit



## Typical Characteristics



Supply Current


High-side Turn-on Time*



High-side Turn-on Time*


* Time for gate to reach $\mathrm{V}^{+}+5 \mathrm{~V}$ in test circuit with $\mathrm{VS}=\mathrm{V}^{+}-5 \mathrm{~V}$ (prevents gate clamp from interfering with measurement).

Typical Characteristics (Continued)


Turn-off Time



Turn-on Time


Charge Pump
Output Current


## Block Diagram



## Applications Information

## Functional Description (refer to block diagram)

The various MIC5013 functions are controlled via a logic block connected to the input pin 1 . When the input is low, all functions are turned off for low standby current and the gate of the power MOSFET is also held low through $500 \Omega$ to an N -channel switch. When the input is taken above the turnon threshold ( 3.5 V typical), the N -channel switch turns off and the charge pump is turned on to charge the gate of the power FET. A bandgap type voltage regulator is also turned on which biases the current sense circuitry.
The charge pump incorporates a 100 kHz oscillator and onchip pump capacitors capable of charging 1 nF to 5 V above supply in $60 \mu \mathrm{~s}$ typical. The charge pump is capable of pumping the gate up to over twice the supply voltage. For this reason, a zener clamp ( 12.5 V typical) is provided between the gate pin 6 and source pin 4 to prevent exceeding the $\mathrm{V}_{\mathrm{GS}}$ rating of the MOSFET at high supplies.
The current sense operates by comparing the sense voltage at pin 3 to an offset version of the source voltage at pin 4. Current 12 flowing in threshold pin 2 is mirrored and returned to the source via a $1 \mathrm{k} \Omega$ resistor to set the offset, or trip voltage. When ( $\mathrm{V}_{\text {SENSE }}-\mathrm{V}_{\text {SOURCE }}$ ) exceeds $\mathrm{V}_{\text {TRIP }}$, the current sense trips and sets the current sense latch to turn off the power FET. An integrating comparator is used to reduce sensitivity to spikes on pin 3 . The latch is reset to turn the FET back on by "recycling" the input pin 1 low and then high again.
A resistor $\mathrm{R}_{T H}$ from pin 2 to ground sets I , and hence $\mathrm{V}_{\text {TRIP }}$. An additional capacitor $\mathrm{C}_{\mathrm{TH}}$ from pin 2 to ground creates a higher trip voltage at turn-on, which is necessary to prevent high in-rush current loads such as lamps or capacitors from false-tripping the current sense.

When the current sense has tripped, the fault pin 8 will be high as long as the input pin 1 remains high. However, when the input is low the fault pin will also be low.

## Construction Hints

High current pulse circuits demand equipment and assembly techniques that are more stringent than normal low current lab practices. The following are the sources of pitfalls most often encountered during prototyping: Supplies: many bench power supplies have poor transient response. Circuits that are being pulse tested, or those that operate by pulse-width modulation will produce strange results when used with a supply that has poor ripple rejection, or a peaked transient response. Monitor the power supply voltage that appears at the drain of a highside driver (or the supply side of the load in a low-side driver) with an oscilloscope. It is not uncommon to find bench power supplies in the 1 kW class that overshoot or undershoot by as much as $50 \%$ when pulse loaded. Not only will the load current and voltage measurements be affected, but it is possible to over-stress various components-especially electrolytic capacitors-with possibly catastrophic results. A $10 \mu \mathrm{~F}$ supply bypass capacitor at the chip is recommended.
Residual Resistances: Resistances in circuit connections may also cause confusing results. For example, a circuit may employ a $50 \mathrm{~m} \Omega$ power MOSFET for low drop, but careless construction techniques could easily add 50 to $100 \mathrm{~m} \Omega$ resistance. Do not use a socket for the MOSFET. If the MOSFET is a TO-220 type package, make high-current drain connections to the tab. Wiring losses have a profound effect on high-current circuits. A floating millivoltmeter can identify connections that are contributing excess drop under load.

## Applications Information (Continued)



Figure 2. Low-Side Driver with Current Shunt

## Circuit Topologies

The MIC5013 is suited for use in high- or low-side driver applications with over-current protection for both currentsensing and standard MOSFETs. In addition, the MIC5013 works well in applications where, for faster switching times, the supply is bootstrapped from the MOSFET source output. Low voltage, high-side drivers (such as shown in the Test Circuit) are the slowest; their speed is reflected in the gate turn-on time specifications. The fastest drivers are the low-side and bootstrapped high-side types. Load current switching times are often much faster than the time to full gate enhancement, depending on the circuit type, the MOSFET, and the load. Turn-off times are essentially the same for all circuits (less than $10 \mu \mathrm{~s}$ to $\mathrm{V}_{\mathrm{GS}}=1 \mathrm{~V}$ ). The choice of one topology over another is based on a combination of considerations including speed, voltage, and desired system characteristics. Each topology is described in this section. Note that $I_{L}$, as used in the design equations, is the load current that just trips the over-current comparator.
current comparator monitors $R$, and trips if $\mathrm{I}_{\mathrm{L}} \times \mathrm{R}_{\mathrm{S}}$ exceeds $\mathrm{V}_{\text {TRIP. }} . \mathrm{R}$ is selected to produce the desired trip voltage.
As a guideline, keep $\mathrm{V}_{\text {TRIP }}$ within the limits of 100 mV and $500 \mathrm{mV}\left(\mathrm{R}_{\mathrm{TH}}=3.3 \mathrm{k} \Omega\right.$ to $\left.20 \mathrm{k} \Omega\right)$. Thresholds at the high end offer the best noise immunity, but also compromise switch drop (especially in low voltage applications) and power dissipation.
The trip current is set higher than the maximum expected load current-typically twice that value. Trip point accuracy is a function of resistor tolerances, comparator offset (only a few millivolts), and threshold bias voltage (V2). The values shown in Figure 2 are designed for a trip current of 20 amperes. It is important to ground pin 4 at the current shunt $R_{S}$, to eliminate the effects of ground resistance.
A key advantage of the low-side topology is that the load supply is limited only by the MOSFET BVDSS rating. Clamping may be required to protect the MOSFET drain terminal from inductive switching transients. The MIC5013

Low-Side Driver with Current Shunt (Figure 2). The over-


Figure 3. High-Side Driver with Current Shunt

## Applications Information (Continued)



Figure 4. Low-Side Driver with
Current-Sensing MOSFET
supply should be limited to 15 V in low-side topologies; otherwise, a large current will be forced through the gate clamp zener.
Low-side drivers constructed with the MIC501X family are also fast; the MOSFET gate is driven to near supply immediately when commanded ON. Typical circuits achieve 10 V enhancement in $10 \mu \mathrm{~s}$ or less on a 12 to 15 V supply.
High-Side Driver with Current Shunt (Figure 3). The comparator input pins (source and sense) float with the current sensing resistor ( $\mathrm{R}_{\mathrm{S}}$ ) on top of the load. R1 and R2 add a small, additional potential to $\mathrm{V}_{\text {TRIP }}$ to prevent falsetriggering of the over-current shutdown circuit with open or inductive loads. R1 is sized for a current flow of 1 mA , while R2 contributes a drop of 100 mV . The shunt voltage should be 200 to 500 mV at the trip point. The example of Figure 3 gives a 10A trip current when the output is near supply. The trip point is somewhat reduced when the output is at ground as the voltage drop across R1 (and therefore R2) is zero.
High-side drivers implemented with MIC5013 drivers are self-protected against inductive switching transients. During turn-off an inductive load will force the MOSFET source 5 V or more below ground, while the driver holds the gate at ground potential. The MOSFET is forced into conduction, and it dissipates the energy stored in the load inductance. The MIC5013 source and sense pins (3 and 4) are designed to withstand this negative excursion without damage. External clamp diodes are unnecessary.
Current Shunts ( $\mathrm{R}_{\mathrm{S}}$ ). Low-valued resistors are necessary for use at $R_{S}$.Values for $R_{S}$ range from 5 to $50 \mathrm{~m} \Omega$, at 2 to 10W. Worthy of special mention are Kelvin-sensed, "fourterminal" units supplied by a number of manufacturers ${ }^{\dagger}$ (see next page). Kelvin-sensed resistors eliminate errors
caused by lead and terminal resistances, and simplify product assembly. $10 \%$ tolerance is normally adequate, and with shunt potentials of 200 mV thermocouple effects are insignificant. Temperature coefficient is important; a linear, $500 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ change will contribute as much as $10 \%$ shift in the over-current trip point. Most power resistors designed for current shunt service drift less than $100 \mathrm{ppm} /$ ${ }^{\circ} \mathrm{C}$.
Low-Side Driver with Current Sensing MOSFET (Figure 4). Several manufacturers now supply power MOSFETs in which a small sampling of the total load current is diverted to a "sense" pin. One additional pin, called "Kelvin source," is included to eliminate the effects of resistance in the source bond wires. Current-sensing MOSFETs are specified with a sensing ratio " $S$ " which describes the relationship between the on-resistance of the sense connection and the body resistance " R " of the main source pin. Current sensing MOSFETs eliminate the current shunt required by standard MOSFETs.
The design equations for a low-side driver using a current sensing MOSFET are shown in Figure 4. " S " is specified on the MOSFET's datasheet, and "R" must be measured or estimated. $\mathrm{V}_{\text {TRIP }}$ must be less than $R \times I_{L}$, or else $R_{S}$ will become negative. Substituting a MOSFET with higher onresistance, or reducing $\mathrm{V}_{\text {TRIP }}$ fixes this problem. $\mathrm{V}_{\text {TRIP }}=$ 100 to 200 mV is suggested. Although the load supply is limited only by MOSFET ratings, the MIC5013 supply should be limited to 15 V to prevent damage to the gate clamp zener. Output clamping is necessary for inductive loads.
" $R$ " is the body resistance of the MOSFET, excluding bond resistances. $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ as specified on MOSFET data sheets
$\dagger$ Suppliers of Kelvin-sensed power resistors:
Dale Electronics, Inc., 2064 12th Ave., Columbus, NE 68601. Tel: (402) 564-3131
International Resistive Co., P.O. Box 1860, Boone, NC 28607-1860. Tel: (704) 264-8861
Kelvin, 14724 Ventura Blvd., Ste. 1003, Sherman Oaks, CA 91403-3501. Tel: (818) 990-1192
RCD Components, Inc., 520 E. Industrial Pk. Dr., Manchester, NH 03103. Tel: (603) 669-0054
Ultronix, Inc., P.O. Box 1090, Grand Junction, CO 81502. Tel: (303) 242-0810

Applications Information (Continued)


Figure 5. Time-Variable Trip Threshold
includes bond resistances. A Kelvin-connected ohmmeter (using TAB and SOURCE for forcing, and SENSE and KELVIN for sensing) is the best method of evaluating "R." Alternatively, "R" can be estimated for large MOSFETs $\left(R_{\mathrm{DS}(\mathrm{ON})} \leq 100 \mathrm{~m} \Omega\right)$ by simply halving the stated $R_{\mathrm{DS}(\mathrm{ON})}$, or by subtracting 20 to $50 \mathrm{~m} \Omega$ from the stated $R_{D S(O N)}$ for smaller MOSFETs.
High-Side Driver with Current Sensing MOSFET (Figure 5). The design starts by determining the value of " $S$ " and " $R$ " for the MOSFET (use the guidelines described for the lowside version). Let $\mathrm{V}_{\text {TRIP }}=100 \mathrm{mV}$, and calculate $\mathrm{R}_{\mathrm{S}}$ for a desired trip current. Next calculate $R_{T H}$ and R1. The trip point is somewhat reduced when the output is at ground as the voltage drop across R1 is zero. No clamping is required for inductive loads, but may be added to reduce power dissipation in the MOSFET.

## Typical Applications

Start-up into a Dead Short. If the MIC5013 attempts to turn on a MOSFET when the load is shorted, a very high current flows. The over-current shutdown will protect the MOSFET, but only after a time delay of 5 to $10 \mu \mathrm{~s}$. The MOSFET must be capable of handling the overload; consult the device's SOA curve. If a short circuit causes the MOSFET to exceed its $10 \mu$ s SOA, a small inductance in series with the source can help limit di/dt to control the peak current during the 5 to $10 \mu$ s delay.
When testing short-circuit behavior, use a current probe rated for both the peak current and the high di/dt.
The over-current shutdown delay varies with comparator overdrive, owing to noise filtering in the comparator. A delay of up to $100 \mu$ s can be observed at the threshold of shutdown. A 20\% overdrive reduces the delay to near minimum.
Incandescent Lamps. The cold filament of an incandescent lamp exhibits less than one-tenth as much resistance as when the filament is hot. The initial turn-on current of a \#6014 lamp is about 70A, tapering to 4.4A after a few


Figure 6. Bootstrapped High-Side Driver
hundred milliseconds. It is unwise to set the over-current trip point to 70A to accommodate such a load. A "resistive" short that draws less than 70A could destroy the MOSFET by allowing sustained, excessive dissipation. If the over-current trip point is set to less than 70A, the MIC5013 will not start a cold filament. The solution is to start the lamp with a high trip point, but reduce this to a reasonable value after the lamp is hot.
The MIC5013 over-current shutdown circuit is designed to handle this situation by varying the trip point with time (see Figure 5). $R_{T H 1}$ functions in the conventional manner, providing a current limit of approximately twice that required by the lamp. $\mathrm{R}_{\mathrm{TH} 2}$ acts to increase the current limit at turnon to approximately 10 times the steady-state lamp current. The high initial trip point decays away according to a 20 ms time constant contributed by $\mathrm{C}_{\mathrm{TH}} \cdot \mathrm{R}_{\mathrm{TH} 2}$ could be eliminated with $\mathrm{C}_{\mathrm{TH}}$ working against the internal $1 \mathrm{k} \Omega$ resistor, but this results in a very high over-current threshold. As a rule of thumb design the over-current circuitry in the conventional manner, then add the $\mathrm{R}_{\mathrm{TH} 2} / \mathrm{C}_{\mathrm{TH}}$ network to allow for lamp start-up. Let $R_{T H 2}=\left(R_{T H 1} \div 10\right)-1 \mathrm{k} \Omega$, and choose a capacitor that provides the desired time constant working against $\mathrm{R}_{\mathrm{TH} 2}$ and the internal $1 \mathrm{k} \Omega$ resistor.
When the MIC5013 is turned off, the threshold pin (2) appears as an open circuit, and $\mathrm{C}_{\mathrm{TH}}$ is discharged through $R_{T H 1}$ and $R_{T H 2}$. This is much slower than the turn-on time constant, and it simulates the thermal response of the filament. If the lamp is pulse-width modulated, the current limit will be reduced by the residual charge left in $\mathrm{C}_{\mathrm{TH}}$.
Modifying Switching Times. Do not add external capacitors to the gate to slow down the switching time. Add a resistor ( $1 \mathrm{k} \Omega$ to $51 \mathrm{k} \Omega$ ) in series with the gate of the MOSFET to achieve this result.
Bootstrapped High-Side Driver (Figure 6). The speed of a high-side driver can be increased to better than $10 \mu$ s by bootstrapping the supply off of the MOSFET source. This topology can be used where the load is pulse-width modu-

Applications Information (Continued)


Figure 7. 10-Ampere Electronic Circuit Breaker
lated ( 100 Hz to 20 kHz ), or where it is energized for only a short period of time ( $\leq 25 \mathrm{~ms}$ ). If the load is left energized for a long period of time ( $>25 \mathrm{~ms}$ ), the bootstrap capacitor will discharge and the MIC5013 supply pin will fall to $\mathrm{V}_{+}=\mathrm{V}_{\mathrm{DD}}$ -1.4 . Under this condition pins 3 and 4 will be held above $\mathrm{V}+$ and may false trigger the over-current circuit. A larger capacitor will lengthen the maximum "on" time; $1000 \mu \mathrm{~F}$ will hold the circuit up for 2.5 seconds, but requires more charge time when the circuit is turned off. The optional Schottky barrier diode improves turn-on time on supplies of less than 10 V .


## Applications Information (Continued)

Since the supply current in the "OFF" state is only a small leakage, the 100 nF bypass capacitor tends to remain charged for several seconds after the MIC5013 is turned off. In a PWM application the chip supply is actually much higher than the system supply, which improves switching time.
Electronic Circuit Breaker (Figure 7). The MIC5013 forms the basis of a high-performance, fast-acting circuit breaker. By adding feedback from FAULT to INPUT the breaker can be made to automatically reset. If an over-current condition occurs, the circuit breaker shuts off. The breaker tests the load every 18 ms until the short is removed, at which time the circuit latches ON. No reset button is necessary.
Opto-Isolated Interface (Figure 8). Although the MIC5013 has no special input slew rate requirement, the lethargic transitions provided by an opto-isolator may cause oscillations on the rise and fall of the output. The circuit shown accelerates the input transitions from a 4N35 opto-isolator by adding hysteresis. Opto-isolators are used where the control circuitry cannot share a common ground with the MIC5013 and high-current power supply, or where the control circuitry is located remotely. This implementation is intrinsically safe; if the control line is severed the MIC5013 will turn OFF.
Fault-Protected Industrial Switch (Figure 9). The most common manual control for industrial loads is a push button on/off switch. The "on" button is physically arranged in a recess so that in a panic situation the "off" button, which extends out from the control box, is more easily pressed. This circuit is compatible with control boxes such as the CR2943 series (GE). The circuit is configured so that if both switches close simultaneously, the "off" button has precedence. If there is a fault condition the circuit will latch off, and it can be reset by pushing the "ON" button.

This application also illustrates how two (or more) MOSFETs can be paralleled. This reduces the switch drop, and distributes the switch dissipation into multiple packages.

High-Voltage Bootstrap (Figure 10). Although the MIC5013 is limited to operation on 7 to 32 V supplies, a floating bootstrap arrangement can be used to build a high-side switch that operates on much higher voltages. The MIC5013 and MOSFET are configured as a low-side driver, but the load is connected in series with ground. The high speed normally associated with low-side drivers is retained in this circuit.
Power for the MIC5013 is supplied by a charge pump. A 20 kHz square wave ( $15 \mathrm{~V} \mathrm{p}-\mathrm{p}$ ) drives the pump capacitor and delivers current to a $100 \mu \mathrm{~F}$ storage capacitor. A zener diode limits the supply to 18 V . When the MIC5013 is off, power is supplied by a diode connected to a 15 V supply. The circuit of Figure 8 is put to good use as a barrier between low voltage control circuitry and the 90 V motor supply.
Half-Bridge Motor Driver (Figure 11). Closed loop control of motor speed requires a half-bridge driver. This topology presents an extra challenge since the two output devices should not cross conduct (shoot-through) when switching. Cross conduction increases output device power dissipation and, in the case of the MIC5013, could trip the overcurrent comparator. Speed is also important, since PWM control requires the outputs to switch in the 2 to 20 kHz range.
The circuit of Figure 11 utilizes fast configurations for both the top- and bottom-side drivers. Delay networks at each input provide a 2 to $3 \mu$ s dead time effectively eliminating cross conduction. Both the top- and bottom-side drivers are protected, so the output can be shorted to either rail without damage.


## Applications Information (Continued)

The top-side driver is based on the bootstrapped circuit of Figure 6, and cannot be switched on indefinitely. The bootstrap capacitor ( $1 \mu \mathrm{~F}$ ) relies on being pulled to ground by the bottom-side output to recharge. This limits the maximum duty cycle to slightly less than $100 \%$.
Two of these circuits can be connected together to form an H -bridge. If the H -bridge is used for locked antiphase control, no special considerations are necessary. In the case of sign/magnitude control, the "sign" leg of the H bridge should be held low (PWM input held low) while the other leg is driven by the magnitude signal.
If current feedback is required for torque control, it is available in chopped form at the bottom-side driver's $22 \mathrm{~m} \Omega$ current-sensing resistor.
Time-Delay Relay (Figure 12). The MIC5013 forms the basis of a simple time-delay relay. As shown, the delay commences when power is applied, but the $100 \mathrm{k} \Omega / 1 \mathrm{~N} 4148$ could be independently driven from an external source such
as a switch or another high-side driver to give a delay relative to some other event in the system.
Hysteresis has been added to guarantee clean switching at turn-on. Note that an over-current condition latches the relay in a safe, OFF condition. Operation is restored by either cycling power or by momentarily shorting pin 1 to ground.
Motor Driver with Stall Shutdown (Figure 13). Tachometer feedback can be used to shut down a motor driver circuit when a stall condition occurs. The control switch is a 3-way type; the "START" position is momentary and forces the driver ON. When released, the switch returns to the "RUN" position, and the tachometer's output is used to hold the MIC5013 input ON. If the motor slows down, the tach output is reduced, and the MIC5013 switches OFF. Resistor " $R$ " sets the shutdown threshold. If the output current exceeds 30A, the MIC5013 shuts down and remains in that condition until the momentary "RESET" button is pushed. Control is then returned to the START/RUN/STOP switch.


Figure 11. Half-Bridge Motor Driver

## Applications Information (Continued)



Figure 12. Time-Delay Relay with 30A Over-Current Protection


Figure 13. Motor Stall Shutdown

## Applications Information (Continued)

## Gate Control Circuit

When applying the MIC5010, it is helpful to understand the operation of the gate control circuitry (see Figure 14). The gate circuitry can be divided into two sections: 1) charge pump (oscillator, Q1-Q5, and the capacitors) and 2) gate turn-off switch (Q6).
When the MIC5010 is in the OFF state, the oscillator is turned off, thereby disabling the charge pump. Q5 is also turned off, and Q6 is turned on. Q6 holds the gate pin (G) at ground potential which effectively turns the external MOSFET off.
Q6 is turned off when the MIC5013 is commanded on. Q5 pulls the gate up to supply (through 2 diodes). Next, the charge pump begins supplying current to the gate. The gate accepts charge until the gate-source voltage reaches 12.5 V and is clamped by the zener diode.
A 2-output, three-phase clock switches Q1-Q4, providing a quasi-tripling action. During the initial phase Q4 and Q2 are ON. C1 is discharged, and C2 is charged to supply through

Q5. For the second phase Q4 turns off and Q3 turns on, pushing pin C2 above supply (charge is dumped into the gate). Q3 also charges C 1 . On the third phase Q2 turns off and Q1 turns on, pushing the common point of the two capacitors above supply. Some of the charge in C1 makes its way to the gate. The sequence is repeated by turning Q2 and Q4 back on, and Q1 and Q3 off.
In a low-side application operating on a 12 to 15 V supply, the MOSFET is fully enhanced by the action of Q5 alone. On supplies of more than approximately 14 V , current flows directly from Q5 through the zener diode to ground. To prevent excessive current flow, the MIC5010 supply should be limited to 15 V in low-side applications.
The action of Q5 makes the MIC5013 operate quickly in low-side applications. In high-side applications Q5 precharges the MOSFET gate to supply, leaving the charge pump to carry the gate up to full enhancement 10 V above supply. Bootstrapped high-side drivers are as fast as lowside drivers since the chip supply is boosted well above the drain at turn-on.


Figure 14. Gate Control Circuit Detail


## General Description

MIC5014 and MIC5015 MOSFET drivers are designed for gate control of N -channel, enhancement-mode, power MOSFETs used as high-side or low-side switches. The MIC5014/5 can sustain an on-state output indefinitely.
The MIC5014/5 operates from a 2.75 V to 30 V supply. In highside configurations, the driver can control MOSFETs that switch loads of up to 30V. In low-side configurations, with separate supplies, the maximum switched voltage is limited only by the MOSFET.
The MIC5014/5 has a TTL compatible control input. The MIC5014 is noninverting while the MIC5015 is inverting.
The MIC5014/5 features an internal charge pump that can sustain a gate voltage greater than the available supply voltage. The driver is capable of turning on a logic-level MOSFET from a 2.75 V supply or a standard MOSFET from a 5 V supply. The gate-to-source output voltage is internally limited to approximately 15 V .
The MIC5014/5 is protected against automotive load dump, reversed battery, and inductive load spikes of -20 V . The driver's overvoltage shutdown feature turns off the external MOSFET at approximately 35 V to protect the load against power supply excursions.
The MIC5014 is an improved pin-for-pin compatible replacement in many MIC5011 applications.
The MIC5014/5 is available in plastic 8 -pin DIP and 8 -pin SOIC pacakges.

## Typical Application



Figure 1. 3V "Sleep-Mode" Switch with a Logic-Level MOSFET

## Features

-2.75V to 30 V operation

- $100 \mu \mathrm{~A}$ maximum supply current (5V supply)
- $15 \mu \mathrm{~A}$ typical off-state current
- Internal charge pump
- TTL compatible input
- Withstands 60 V transient (load dump)
- Reverse battery protected to -20V
- Inductive spike protected to -20V
- Overvoltage shutdown at 35 V
- Internal 15 V gate protection
- Minimum external parts
- Operates in high-side or low-side configurations
- $1 \mu \mathrm{~A}$ control input pull-off
- Inverting and noninverting versions


## Applications

- Automotive electrical load control
- Battery-powered computer power management
- Lamp control
- Heater control
- Motor control
- Power bus switching


## Ordering Information

| Part Number | Temperature Range | Package |
| :--- | :---: | :---: |
| Noninverting |  |  |
| MIC5014BM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-pin SOIC |
| MIC5014BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-pin Plastic DIP |
| Inverting |  |  |
| MIC5015BM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-pin SOIC |
| MIC5015BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-pin Plastic DIP |

## Block Diagram



## Pin Description

| Pin Number | Pin Name | Pin Function |
| :---: | :---: | :--- |
| 1 | V + | Supply. Must be decoupled to isolate from large transients caused by the <br> power MOSFET drain. 10 $\mu$ F is recommended close to pins 1 and 4. |
| 2 | Input | Turns on power MOSFET when taken above (or below) threshold (1.0V <br> typical). Pin 2 requires $\sim 1 \mu$ A to switch. |
| 3 | Source | Connects to source lead of power MOSFET and is the return for the gate <br> clamp zener. Pin 3 can safely swing to -20 V when turning off inductive <br> loads. |
| 4 | Ground |  |
| 5 | Gate | Drives and clamps the gate of the power MOSFET. |
| $6,7,8$ | NC | Not internally connected. |

## Absolute Maximum Ratings (Notes 1,2)

| Supply Voltage | 60 V |
| :---: | :---: |
| Input Voltage | -20V to $\mathrm{V}^{+}$ |
| Source Voltage | -20V to $\mathrm{V}^{+}$ |
| Source Current | . 50 mA |
| Gate Voltage | -20V to 50V |
| Junction Temp | . 150 |

Operating Ratings (Notes 1,2)

|  |  |
| :---: | :---: |
| $\theta_{\text {JA }}$ (SOIC) |  |
| Ambient Temperature: $B$ version |  |
| Ambient Temperature: A version ............. $+55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |
| Storage Temperature ............................ $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |  |
| Lead Temperature.................................................... $260^{\circ} \mathrm{C}$(max soldering time: 10 seconds) |  |
|  |  |

Electrical Characteristics (Note 3) $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ unless otherwise specified


Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Electrical specifications do not apply when operating the device beyond its specified Operating Ratings.
Note 2: The MIC5014/5015 is ESD sensitive.
Note 3: Minimum and maximum Electrical Characteristics are $100 \%$ tested at $T_{A}=25^{\circ} \mathrm{C}$ and $\mathrm{T}_{\mathrm{A}}=85^{\circ} \mathrm{C}$, and $100 \%$ guaranteed over the entire operating temperature range. Typicals are characterized at $25^{\circ} \mathrm{C}$ and represent the most likely parametric norm.
Note 4: Test conditions reflect worst case high-side driver performance. Low-side and bootstrapped topologies are significantly faster-see Applications Information. Maximum value of switching time seen at $125^{\circ} \mathrm{C}$, unit operated at room temperature will reflect the typical value shown.
Note 5: "Asserted" refers to a logic high on the MIC5014 and a logic low on the MIC5015.

Typical Characteristics All data measured using FET probe to minimize resistive loading










High-Side Turn-On Time vs. Temperature



## Applications Information <br> Functional Description

The MIC5014 is functionally and pin for pin compatible with the MIC5011, except for the omission of the optional speedup capacitor pins, which are available on the MIC5011. The MIC5015 is an inverting configuration of the MIC5014.

The internal functions of these devices are controlled via a logic block (refer to block diagram) connected to the control input (pin 2). When the input is off (low for the MIC5014, and high for the MIC5015), all functions are turned off, and the gate of the external power MOSFET is held low via two N channel switches. This results in a very low standby current; $15 \mu$ A typical, which is necessary to power an internal bandgap. When the input is driven to the "ON" state, the N-channel switches are turned off, the charge pump is turned on, and the P-channel switch between the charge pump and the gate turns on, allowing the gate of the power FET to be charged. The op amp and internal zener form an active regulator which shuts off the charge pump when the gate voltage is high enough. This is a feature not found on the MIC5011.

The charge pump incorporates a 100 kHz oscillator and onchip pump capacitors capable of charging a $1,000 \mathrm{pF}$ load in $90 \mu s$ typical. In addition to providing active regulation, the internal 15 V zener is included to prevent exceeding the $\mathrm{V}_{\mathrm{GS}}$ rating of the power MOSFET at high supply voltages.

The MIC5014/15 devices have been improved for greater ruggedness and durability. All pins can withstand being pulled 20 V below ground without sustaining damage, and the supply pin can withstand an overvoltage transient of 60 V for 1s. An overvoltage shutdown has also been included, which turns off the device when the supply exceeds 35 V .

## Construction Hints

High current pulse circuits demand equipment and assembly techniques that are more stringent than normal, low current lab practices. The following are the sources of pitfalls most often encountered during prototyping: Supplies: Many bench power supplies have poor transient response. Circuits that are being pulse tested, or those that operate by pulse-width modulation will produce strange results when used with a supply that has poor ripple rejection, or a peaked transient response. Always monitor the power supply voltage that appears at the drain of a high side driver (or the supply side of the load for a low side driver) with an oscilloscope. It is not uncommon to find bench power supplies in the 1 kW class that overshoot or undershoot by as much as $50 \%$ when pulse loaded. Not only will the load current and voltage measurements be affected, but it is possible to overstress various components, especially electrolytic capacitors, with possibly catastrophic results. A $10 \mu \mathrm{~F}$ supply bypass capacitor at the chip is recommended. Residual resistances: Resistances in circuit connections may also cause confusing results. For example, a circuit may employ a $50 \mathrm{~m} \Omega$ power MOSFET for low voltage drop, but unless careful construction techniques are used, one could easily add 50 to $100 \mathrm{~m} \Omega$ resistance. Do
not use a socket for the MOSFET. If the MOSFET is a TO-220 type package, make high current connections to the drain tab. Wiring losses have a profound effect on high-current circuits. A floating milliohmeter can identify connections that are contributing excess drop under load.

## Low Voltage Testing

As the MIC5014/MIC5015 have relatively high output impedances, a normal oscilloscope probe will load the device. This is especially pronounced at low voltage operation. It is recommended that a FET probe or unity gain buffer be used for all testing.

## Circuit Topologies

The MIC5014 and MIC5015 are well suited for use with standard power MOSFETs in both low and high side driver configurations. In addition, the lowered supply voltage requirements of these devices make them ideal for use with logic level FETs in high side applications with a supply voltage of 3 to 4 V . (If higher supply voltages [ $>4 \mathrm{~V}$ ] are used with logic level FETs, an external zener clamp must be supplied to ensure that the maximum $V_{G S}$ rating of the logic FET [10V] is not exceeded.) In addition, a standard IGBT can be driven using these devices.

Choice of one topology over another is usually based on speed vs. safety. The fastest topology is the low side driver, however, it is not usually considered as safe as high side driving as it is easier to accidentally short a load to ground than to $\mathrm{V}_{\mathrm{cc}}$. The slowest, but safest topology is the high side driver; with speed being inversely proportional to supply voltage. It is the preferred topology for most military and automotive applications. Speed can be improved considerably by bootstrapping from the supply.

All topologies implemented using these devices are well suited to driving inductive loads, as either the gate or the source pin can be pulled 20 V below ground with no effect. External clamp diodes are unnecessary, except for the case in which a transient may exceed the overvoltage trip point.

High Side Driver (Figure 1) The high side topology shown here is an implementation of a "sleep-mode" switch for a laptop or notebook computer which uses a logic level FET. A standard power FET can easily be substituted when supply voltages above 4 V are required.


Figure 2. Low Side Driver

Low Side Driver (Figure 2) A key advantage of this topology, as previously mentioned, is speed. The MOSFET gate is driven to near supply immediately when the MIC5014/15 is turned on. Typical circuits reach full enhancement in $50 \mu \mathrm{~s}$ or less with a 15 V supply.
Bootstrapped High Side Driver (Figure 3) The turn-on time of a high side driver can be improved to faster than $40 \mu$ s by bootstrapping the supply with the MOSFET source. The Schottky barrier diode prevents the supply pin from dropping more than 200 mV below the drain supply and improves turnon time. Since the supply current in the "off" state is only a small leakage, the 100 nF bypass capacitor tends to remain charged for several seconds after the MIC5014/15 is turned off. Faster speeds can be obtained at the expense of supply voltage (the overvoltage shutdown will turn the part off when the bootstrapping action pulls the supply pin above 35 V ) by using a larger capacitor at the junction of the two 1N4001 diodes. In a PWM application (this circuit can be used for either PWM'ed or continuously energized loads), the chip supply is sustained at a higher potential than the system supply, which improves switching time.


Figure 3. Bootstrapped Hgh-Side Driver
High Side Driver With Current Sense (Figure 4) Although no current sense function is included on the MIC5014/15 devices, a simple current sense function can be realized via the addition of one more active component; an LM301A op amp used as a comparator. The positive rail of the op amp is tied to $\mathrm{V}^{+}$, and the negative rail is tied to ground. This op amp was chosen as it can withstand having input transients that swing below the negative rail, and has common mode range almost to the positive rail.
The inverting side of this comparator is tied to a voltage divider which sets the voltage to $\mathrm{V}^{+}-\mathrm{V}_{\text {TRIP }}$. The non inverting side is tied to the node between the drain of the FET and the sense resistor. If the overcurrent trip point is not exceeded , this node will always be pulled above $\mathrm{V}^{+}-\mathrm{V}_{\text {TRIP }}$, and the output of the comparator will be high which feeds the control input of the MIC5014 (polarities should be reversed if the MIC5015 is used). One the overcurrent trip point has been reached, the comparator will go low, which shuts off the MIC5014. When the
the short is removed, feedback to the input pin insures that the MIC5014 will turn back on. This output can also be level shifted and sent to an I/O port of a microcontroller for intelligent control.
Current Shunts ( $\mathrm{R}_{\mathrm{S}}$ ). Low valued resistors are necessary for use at $\mathrm{R}_{\mathrm{S}}$. Resistors are available with values ranging from 1 to $50 \mathrm{~m} \Omega$, at 2 to 10 W . If a precise overcurrent trip point is not necessary, then a nonprecision resistor or even a measured PCB trace can serve as $\mathrm{R}_{\mathrm{S}}$. The major cause of drift in resistor values with such resistors is temperature coefficient; the designer should be aware that a linear, $500 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ change will contribute as much as $10 \%$ shift in the overcurrent trip point. If this is not acceptable, a power resistor designed for current shunt service (drifts less than $100 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ ), or a Kelvin-sensed resistor may be used. ${ }^{\dagger}$


Figure 4. High Side Driver with Overcurrent Shutdown
$\dagger$ Suppliers of Precision Power Resistors:
Dale Electronics, Inc., 2064 12th Ave., Columbus, NE 68601. (402) 5653131
International Resistive Co., P.O. Box 1860, Boone,NC 28607-1860.
(704) 264-8861

Isotek Corp., 566 Wilbur Ave. Swansea, MA 02777. (508) 673-2900
Kelvin, 14724 Ventura Blvd., Ste. 1003, Sherman Oaks, CA 91403-3501. (818) 990-1192

RCD Components, Inc., 520 E. Industrial Pk. Dr., Manchester, NH 03103. (603) 669-0054

Ultronix, Inc., P.O. Box 1090, Grand Junction, CO 81502 (303) 242-0810
High Side Driver With Delayed Current Sense (Figure 5)
Delay of the overcurrent detection to accomodate high inrush loads such as incandescent or halogen lamps can be accomplished by adding an LM3905 timer as a one shot to provide an open collector pulldown for the comparator output such that the control input of the MIC5015 stays low for a preset amount of time without interference from the current sense circuitry. Note that an MIC5015 must be used in this application (figure 5), as an inverting control input is necessary. The delay time is set by the RC time constant of the external components on pins 3 and 4 of the timer; in this case, 6 ms was chosen.
An LM3905 timer was used instead of a 555 as it provides a clean transition, and is almost impossible to make oscillate. Good bypassing and noise immunity is essential in this circuit to prevent spurious op amp oscillations.


Figure 5. High Side Driver with Delayed Overcurrent Shutdown

## Typical Applications

Variable Supply Low Side Driver for Motor Speed Control (Figure 6) The internal regulation in the MIC5014/15 allows a steady gate enhancement to be supplied while the MIC5014/15 supply varies from 5 V to 30V, without damaging the internal gate to source zener clamp. This allows the speed of the DC motor shown to be varied by varying the supply voltage.


Figure 6: DC Motor Speed Control/Driver
Solenoid Valve Driver (Figure 7) High power solenoid valves are used in many industrial applications requiring the timed dispensing of chemicals or gases. When the solenoid is activated, the valve opens (or closes), releasing (or stopping) fluid flow. A solenoid valve, like all inductive loads, has a considerable "kickback" voltage when turned off, as current cannot change instantaneously through an inductor. In most
applications, it is acceptable to allow this voltage to momentarily turn the MOSFET back on as a way of dissipating the inductor's current. However, if this occurs when driving a solenoid valve with a fast switching speed, chemicals or gases may be inadvertantly be dispensed at the wrong time with possibly disasterous consequences. Also, too large of a kickback voltage (as is found in larger solenoids) can damage the MIC5014 or the power FET by forcing the Source node below ground (the MIC5014 can be driven up to 20V below ground before this happens). A catch diode has been included in this design to provide an alternate route for the inductive kickback current to flow. The $5 \mathrm{k} \Omega$ resistor in series with this diode has been included to set the recovery time of the solenoid valve.


Figure 7: Solenoid Valve Driver

Incandescent/Halogen Lamp Driver (Figure 8) The combination of an MIC5014/5015 and a power FET makes an effective driver for a standard incandescent or halogen lamp load. Such loads often have high inrush currents, as the resistance of a cold filament is less than one-tenth as much as when it is hot. Power MOSFETs are well suited to this application as they have wider safe operating areas than do power bipolar transistors. It is important to check the SOA curve on the data sheet of the power FET to be used against the estimated or measured inrush current of the lamp in question prior to prototyping to prevent "explosive" results.

If overcurrent sense is to be used, first measure the duration of the inrush, then use the topology of Figure 5 with the RC of the timer chosen to accomodate the duration with suitable guardbanding.


Figure 8. Halogen Lamp Driver
Relay Driver (Figure 9) Some power relay applications require the use of a separate switch or drive control, such as in the case of microprocessor control of banks of relays where a logic level control signal is used, or for drive of relays with high power requirements. The combination of an MIC5014/ 5015 and a power FET also provides an elegant solution to power relay drive.


Figure 9: Relay Driver

Motor Driver With Stall Shutdown (Figure 10) Tachometer feedback can be used to shut down a motor driver circuit when a stall condition occurs. The control switch is a 3-way type; the "START" position is momentary and forces the driver ON. When released, the switch returns to the "RUN" position, and the tachometer's output is used to hold the MIC5014 input ON. If the motor slows down, the tach output is reduced, and the MIC5014 switches OFF. Resistor "R" sets the shutdown threshold.


Figure 10. Motor Stall Shutdowm

Simple DC-DC Converter (Figure 11) The simplest application for the MIC5014 is as a basic one-chip DC-DC converter. As the output (Gate) pin has a relatively high impedance, the output voltage shown will vary significantly with applied load.


Figure 11. DC - DC Converter

High Side Driver With Load Protection (Figure 12) Although the MIC5014/15 devices are reverse battery protected, the load and power FET are not, in a typical high side configuration. In the event of a reverse battery condition, the internal body diode of the power FET will be forward biased. This allows the reversed supply access to the load.

The addition of a Schottky diode between the supply and the FET eliminates this problem. The MBR2035CT was chosen as it can withstand 20A continuous and 150A peak, and should survive the rigors of an automotive environment. The two diodes are paralleled to reduce switch loss (forward voltage drop).


Figure 12: High Side Driver WIth Load Protection

Push-Pull Driver With No Cross-Conduction (Figure 13) As the turn-off time of the MIC5014/15 devices is much faster than the turn-on time, a simple push-pull driver with no cross conduction can be made using one MIC5014 and one MIC5015. The same control signal is applied to both inputs; the MIC5014 turns on with the positive signal, and the MIC5015 turns on when it swings low.
This scheme works with no additional components as the relative time difference between the rise and fall times of the MIC5014 is large. However, this does mean that there is
considerable deadtime (time when neither driver is turned on). If this circuit is used to drive an inductive load, catch diodes must be used on each half to provide an alternate path for the kickback current that will flow during this deadtime.

This circuit is also a simple half H -bridge which can be driven with a PWM signal on the input for SMPS or motor drive applications in which high switching frequencies are not desired.


Figure 13: Push-Pull Driver

## General Description

MIC5016 and MIC5017 dual MOSFET drivers are designed for gate control of N -channel, enhancement-mode, power MOSFETs used as high-side or low-side switches. The MIC5016/7 can sustain an on-state output indefinitely.
The MIC5016/7 operates from a 2.75 V to 30 V supply. In highside configurations, the driver can control MOSFETs that switch loads of up to 30 V . In low-side configurations, with separate supplies, the maximum switched voltage is limited only by the MOSFET.
The MIC5016/7 has two TTL compatible control inputs. The MIC5016 is noninverting while the MIC5017 is inverting.
The MIC5016/7 features internal charge pumps that can sustain gate voltages greater than the available supply voltage. The driver is capable of turning on logic-level MOSFETs from a 2.75 V supply or standard MOSFETs from a 5 V supply. Gate-to-source output voltages are internally limited to approximately 15 V .
The MIC5016/7 is protected against automotive load dump, reversed battery, and inductive load spikes of -20 V . The driver's overvoltage shutdown feature turns off the external MOSFETs at approximately 35 V to protect the load against power supply excursions.
The MIC5016 is an improved pin-for-pin compatible replacement in many MIC5012 applications.
The MIC5016/7 is available in plastic 14-pin DIP and 16-pin SOIC pacakges.

## Typical Application



Figure 1: 3-Volt "Sleep-Mode" Switches with Logic-Level MOSFETs

## Features

- 2.75 V to 30 V operation
- $100 \mu \mathrm{~A}$ maximum supply current (5V supply)
- $15 \mu \mathrm{~A}$ typical off-state current
- Internal charge pump
- TTL compatible input
- Withstands 60V transient (load dump)
- Reverse battery protected to -20V
- Inductive spike protected to -20V
- Overvoltage shutdown at 35 V
- Internal 15 V gate protection
- Minimum external parts
- Operates in high-side or low-side configurations
- $1 \mu \mathrm{~A}$ control input pull-off
- Inverting and noninverting versions


## Applications

- Automotive electrical load control
- Battery-powered computer power management
- Lamp control
- Heater control
- Motor control
- Power bus switching


## Ordering Information

| Part Number | Temperature Range | Package |
| :--- | :---: | :---: |
| Noninverting |  |  |
| MIC5016BWM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 -pin SOIC |
| MIC5016BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14 -pin Plastic DIP |
| Inverting |  |  |
| MIC5017BWM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 -pin SOIC |
| MIC5017BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14 -pin Plastic DIP |

## Block Diagram 1 of 2 Drivers per Package



## Connection Diagram



14-pin DIP


16-pin SOIC

## Pin Description

| Pin Number <br> N, J Package | Pin Number <br> WM Package | Pin Name | Pin Function |
| :---: | :---: | :---: | :--- |
| 12 | 14 | $\mathrm{~V}^{+} \mathrm{A}$ | Supply Pin A. Must be decoupled to isolate large transients caused by power <br> MOSFET drain. $10 \mu \mathrm{~F}$ is recommended close to pins 12 and/or 10 and <br> ground. $\mathrm{V}^{+} \mathrm{A}$ and $\mathrm{V}^{+} \mathrm{B}$ may be connected to separate supplies. |
| 10 | 12 | $\mathrm{~V}^{+} \mathrm{B}$ | Supply Pin B. See $\mathrm{V}^{+} \mathrm{A}$. |
| 14 | 16 | Input A | Turns on power MOSFET A when asserted. Requires approximately $1 \mu \mathrm{~A}$ to <br> switch. |
| 11 | 13 | Input B | Turns on power MOSFET B. See Input A. |
| 4 | 4 | Gate A | Drives and clamps the gate of power MOSFET A |
| 6 | 6 | Gate B | Drives and clamps the gate of power MOSFET B |
| 2 | 2 | Source A | Connects the source lead of MOSFET A |
| 5 | 5 | Source B | Connects the source lead of MOSFET B |
| 3 | 3 | Gnd | Ground |

Absolute Maximum Ratings (Notes 1,2)


Operating Ratings (Notes 1,2)
$\theta_{\mathrm{JA}}$ (Plastic DIP) ................................................... $140^{\circ} \mathrm{C} / \mathrm{W}$
$\theta_{\mathrm{JA}}$ (SOIC) ............................................................ $110^{\circ} \mathrm{C} / \mathrm{W}$
Ambient Temperature: B version ................ $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Ambient Temperature: A version ............. $+55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Storage Temperature ............................... $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Lead Temperature ..................................................... $260^{\circ} \mathrm{C}$
(max soldering time: 10 seconds)
Supply Voltage ( $\mathrm{V}^{+}$)
2.75 V to 30 V

Electrical Characteristics (Note 3) $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ unless otherwise specified

| Parameter <br> Supply Current <br> (Each Driver Channel) |  | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\mathrm{V}^{+}=30 \mathrm{~V}$ | $\mathrm{V}_{\text {IN }}$ De-Asserted (Note 5) |  | 10 | 25 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\text {IN }}$ Asserted (Note 5) |  | 5.0 | 10 | mA |
|  | $\mathrm{V}^{+}=5 \mathrm{~V}$ | $\mathrm{V}_{\text {IN }}$ De-Asserted |  | 10 | 25 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\text {IN }}$ Asserted |  | 60 | 100 |  |
|  | $\mathrm{V}^{+}=3 \mathrm{~V}$ | $\mathrm{V}_{\text {IN }}$ De-Asserted |  | 10 | 25 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\text {IN }}$ Asserted |  | 25 | 35 |  |
| Logic Input Voltage Threshold $\mathrm{V}_{\mathrm{IN}}$ | $\begin{aligned} & 3.0 \mathrm{~V} \leq \mathrm{V}+30 \mathrm{~V} \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \end{aligned}$ | Digital Low Level |  |  | 0.8 | V |
|  |  | Digital High Level | 2.0 |  |  |  |
| Logic Input Current MIC5016 (non-inverting) | $3.0 \mathrm{~V} \leq \mathrm{V}^{+} \leq 30 \mathrm{~V}$ | $\mathrm{V}_{\text {IN }}$ Low | -2.0 | 0 |  | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\text {IN }}$ High |  | 1.0 | 2.0 |  |
| Logic Input Current MIC5017 (inverting) | $3.0 \mathrm{~V} \leq \mathrm{V}^{+} \leq 30 \mathrm{~V}$ | $\mathrm{V}_{\text {IN }}$ Low | -2.0 | -1.0 |  | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\text {IN }}$ High |  | -1.0 | 2.0 |  |
| Input Capacitance |  |  |  | 5.0 |  | pF |
| Gate Enhancement <br> $\mathrm{V}_{\text {Gate }}-\mathrm{V}_{\text {Supply }}$ | $3.0 \mathrm{~V} \leq \mathrm{V}^{+} \leq 30 \mathrm{~V}$ | $\mathrm{V}_{\text {IN }}$ Asserted | 4.0 |  | 17 | V |
| Zener Clamp $V_{\text {Gate }}-V_{\text {SOURCE }}$ | $8.0 \mathrm{~V} \leq \mathrm{V}^{+} \leq 30 \mathrm{~V}$ | $\mathrm{V}_{\text {IN }}$ Asserted | 13 | 15 | 17 | V |
| Gate Turn-on Time, ton (Note 4) | $\begin{aligned} & \mathrm{V}^{+}=4.5 \mathrm{~V} \\ & \mathrm{C}_{\mathrm{L}}=1000 \mathrm{pF} \end{aligned}$ | $\mathrm{V}_{\mathrm{IN}}$ switched on, measure time for $\mathrm{V}_{\text {Gate }}$ to reach $\mathrm{V}^{+}+4 \mathrm{~V}$ |  | 2.5 | 8.0 | ms |
|  | $\begin{aligned} & \mathrm{V}^{+}=12 \mathrm{~V} \\ & \mathrm{C}_{\mathrm{L}}=1000 \mathrm{pF} \end{aligned}$ | As above, measure time for $\mathrm{V}_{\text {GATE }}$ to reach $\mathrm{V}^{+}+4 \mathrm{~V}$ |  | 90 | 140 | $\mu \mathrm{s}$ |
| Gate Turn-off Time, toff (Note 4) | $\begin{aligned} & \mathrm{V}^{+}=4.5 \mathrm{~V} \\ & \mathrm{C}_{\mathrm{L}}=1000 \mathrm{pF} \end{aligned}$ | $\mathrm{V}_{\text {IN }}$ switched off, measure time for $\mathrm{V}_{\text {GATE }}$ to reach 1 V |  | 6.0 | 30 | $\mu \mathrm{s}$ |
|  | $\begin{aligned} \mathrm{V}^{+} & =12 \mathrm{~V} \\ \mathrm{C}_{\mathrm{L}} & =1000 \mathrm{pF} \end{aligned}$ | As above, measure time for $V_{\text {Gate }}$ to reach 1 V |  | 6.0 | 30 | $\mu \mathrm{s}$ |
| Overvoltage Shutdown Threshold |  |  | 35 | 37 | 41 | V |

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Electrical specifications do not apply when operating the device beyond its specified Operating Ratings.
Note 2: The MIC5016/5017 is ESD sensitive.
Note 3: Minimum and maximum Electrical Characteristics are $100 \%$ tested at $T_{A}=25^{\circ} \mathrm{C}$ and $T_{A}=85^{\circ} \mathrm{C}$, and $100 \%$ guaranteed over the entire operating temperature range. Typicals are characterized at $25^{\circ} \mathrm{C}$ and represent the most likely parametric norm.
Note 4: Test conditions reflect worst case high-side driver performance. Low-side and bootstrapped topologies are significantly faster-see Applications Information. Maximum value of switching time seen at $125^{\circ} \mathrm{C}$, unit operated at room temperature will reflect the typical value shown.
Note 5: "Asserted" refers to a logic high on the MIC5016 and a logic low on the MIC5017.

Typical Characteristics All data measured using FET probe to minimize resistive loading


High-Side Turn-On Time
Until Gate = Supply +4 V





High-Side Turn-On Time Until Gate = Supply +4V




High-Side Turn-On Time vs. Gate Capacitance


High-Side Turn-On Time vs. Temperature




## Applications Information Functional Description

The MIC5016 is functionally compatible with the MIC5012, and the MIC5017 is an inverting configuration of the MIC5016.

The internal functions of these devices are controlled via a logic block (refer to block diagram) connected to the control input (pin 14). When the input is off (low for the MIC5016, and high for the MIC5017), all functions are turned off, and the gate of the external power MOSFET is held low via two N channel switches. This results in a very low standby current; $15 \mu$ A typical, which is necessary to power an internal bandgap. When the input is driven to the "ON" state, the N-channel switches are turned off, the charge pump is turned on, and the P-channel switch between the charge pump and the gate turns on, allowing the gate of the power FET to be charged. The op amp and internal zener form an active regulator which shuts off the charge pump when the gate voltage is high enough. This is a feature not found on the MIC5012.

The charge pump incorporates a 100 kHz oscillator and onchip pump capacitors capable of charging a $1,000 \mathrm{pF}$ load in $90 \mu$ s typical. In addition to providing active regulation, the internal 15 V zener is included to prevent exceeding the $\mathrm{V}_{\mathrm{GS}}$ rating of the power MOSFET at high supply voltages.

The MIC5016/17 devices have been improved for greater ruggedness and durability. All pins can withstand being pulled 20 V below ground without sustaining damage, and the supply pin can withstand an overvoltage transient of 60 V for 1s. An overvoltage shutdown has also been included, which turns off the device when the supply reaches 35 V .

## Construction Hints

High current pulse circuits demand equipment and assembly techniques that are more stringent than normal, low current lab practices. The following are the sources of pitfalls most often encountered during prototyping: Supplies : Many bench power supplies have poor transient response. Circuits that are being pulse tested, or those that operate by pulse-width modulation will produce strange results when used with a supply that has poor ripple rejection, or a peaked transient response. Always monitor the power supply voltage that appears at the drain of a high side driver (or the supply side of the load for a low side driver) with an oscilloscope. It is not uncommon to find bench power supplies in the 1 kW class that overshoot or undershoot by as much as $50 \%$ when pulse loaded. Not only will the load current and voltage measurements be affected, but it is possible to overstress various components, especially electrolytic capacitors, with possibly catastrophic results. A $10 \mu \mathrm{~F}$ supply bypass capacitor at the chip is recommended. Residual resistances: Resistances in circuit connections may also cause confusing results. For example, a circuit may employ a $50 \mathrm{~m} \Omega$ power MOSFET for low voltage drop, but unless careful construction techniques are used, one could easily add 50 to $100 \mathrm{~m} \Omega$ resistance. Do not use a socket for the MOSFET. If the MOSFET is a TO220 type package, make high current connections to the drain tab.Wiring
losses have a profound effect on high-current circuits. A floating milliohmeter can identify connections that are contributing excess drop under load.

Low Voltage Testing As the MIC5016/5017 have relatively high output impedances, a normal oscilloscope probe will load the device. This is especially pronounced at low voltage operation. It is recommended that a FET probe or unity gain buffer be used for all testing.

## Circuit Topologies

The MIC5016 and MIC5017 are well suited for use with standard power MOSFETs in both low and high side driver configurations. In addition, the lowered supply voltage requirements of these devices make them ideal for use with logic level FETs in high side applications with a supply voltage of 3 V to 4 V . (If higher supply voltages [ $>4 \mathrm{~V}$ ] are used with logic level FETs, an external zener clamp must be supplied to ensure that the maximum $\mathrm{V}_{\mathrm{GS}}$ rating of the logic FET [10V] is not exceeded). In addition, a standard IGBT can be driven using these devices.

Choice of one topology over another is usually based on speed vs. safety. The fastest topology is the low side driver, however, it is not usually considered as safe as high side driving as it is easier to accidentally short a load to ground than to $\mathrm{V}_{\mathrm{cc}}$. The slowest, but safest topology is the high side driver; with speed being inversely proportional to supply voltage. It is the preferred topology for most military and automotive applications. Speed can be improved considerably by bootstrapping the supply.

All topologies implemented using these devices are well suited to driving inductive loads, as either the gate or the source pin can be pulled 20 V below ground with no effect. External clamp diodes are unnecessary, except for the case in which a transient may exceed the overvoltage trip point.

High Side Driver (Figure 1) The high side topology shown here is an implementation of a "sleep-mode" switch for a laptop or notebook computer which uses a logic level FET. A standard power FET can easily be substituted when supply voltages above 4 V are required.

Low Side Driver (Figure 2) A key advantage of this topology, as previously mentioned, is speed. The MOSFET gate is


Figure 2. Low Side Driver
driven to near supply immediately when the MIC5016/17 is turned on. Typical circuits reach full enhancement in $50 \mu$ s or less with a 15 V supply.

Bootstrapped High Side Driver (Figure 3) The turn-on time of a high side driver can be improved to faster than $40 \mu$ s by bootstrapping the supply with the MOSFET source. The Schottky barrier diode prevents the supply pin from dropping more than 200 mV below the drain supply, and improves turnon time. Since the supply current in the "OFF" state is only a small leakage, the 100nF bypass capacitor tends to remain charged for several seconds after the MIC5016/17 is turned off. Faster switching speeds can be obtained at the expense of supply voltage (the overvoltage shutdown will turn the part off when the bootstrapping action pulls the supply pin above 35 V ) by using a larger capacitor at the junction of the two 1N4001 diodes. In a PWM application (this circuit can be used for either PWM'ed or continuously energized loads), the chip supply is sustained at a higher potential than the system supply, which improves switching time.


Figure 3. Bootstrapped High-Side Driver
High Side Driver With Current Sense (Figure 4) Although no current sense function is included on the MIC5016/17 devices, a simple current sense function can be realized via the addition of one more active component; an LM301A op amp used as a comparator. The positive rail of the op amp is tied to $\mathrm{V}^{+}$, and the negative rail is tied to ground. This op amp was chosen as it can withstand having input transients that swing below the negative rail, and has common mode range almost to the positive rail.

The inverting side of this comparator is tied to a voltage divider which sets the voltage to $\mathrm{V}^{+}-\mathrm{V}_{\text {TRIP }}$. The noninverting side is tied to the node between the drain of the FET and the sense resistor. If the overcurrent trip point is not exceeded, this node will always be above $\mathrm{V}^{+}-\mathrm{V}_{\text {TRIP }}$, and the output of the comparator will be high which feeds the control input of the MIC5016 (polarities should be reversed if the MIC5017 is used). Once the overcurrent trip point has been reached, the comparator
will go low, which shuts off the MIC5016. When the short is removed, feedback to the input pin insures that the MIC5016 will turn back on. This output can also be level shifted and sent to an I/O port of a microcontroller for intelligent control.

Current Shunts $\left(R_{s}\right)$. Low valued resistors are necessary for use at $R_{s}$. Resistors are available with values ranging from 1 to $50 \mathrm{~m} \Omega$, at 2 to 10 W . If a precise overcurrent trip point is not necessary, then a nonprecision resistor or even a measured PCB trace can serve as $\mathrm{R}_{\mathrm{s}}$. The major cause of drift in resistor values with such resistors is temperature coefficient; the designer should be aware that a linear, 500ppm $/{ }^{\circ} \mathrm{C}$ change will contribute as much as $10 \%$ shift in the overcurrent trip point.
If this is not acceptable, a power resistor designed for current shunt service (drifts less than $100 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ ), or a Kelvin-sensed resistor may be used. ${ }^{\dagger}$


Figure 4. High Side Driver with Overcurrent Shutdown
$\dagger$ Suppliers of Precision Power Resistors:
Dale Electronics, Inc., 2064 12th Ave., Columbus, NE 68601. (402) 565-3131
International Resistive Co., P.O. Box 1860, Boone,NC 28607-1860. (704) 264-8861

Isotek Corp., 566 Wilbur Ave. Swansea, MA 02777. (508) 673-2900
Kelvin, 14724 Ventura Blvd., Ste. 1003, Sherman Oaks, CA 91403-3501.
(818) 990-1192

RCD Components, Inc., 520 E. Industrial Pk. Dr., Manchester, NH 03103. (603) 669-0054

Ultronix, Inc., P.O. Box 1090, Grand Junction, CO 81502 (303) 242-0810
High Side Driver With Delayed Current Sense (Figure 5) Delay of the overcurrent detection to accomodate high inrush loads such as incandescent or halogen lamps can be accomplished by adding an LM3905 timer as a one shot to provide an open collector pulldown for the comparator output such that the control input of the MIC5017 stays low for a preset amount of time without interference from the current sense circuitry. Note that an MIC5017 must be used in this application (figure 5), as an inverting control input is necessary. The delay time is set by the RC time constant of the external components on pins 3 and 4 of the timer; in this case, 6 ms was chosen.

An LM3905 timer was used instead of a 555 as it provides a clean transition, and is almost impossible to make oscillate. Good bypassing and noise immunity is essential in this circuit to prevent spurious op amp oscillations.


Figure 5. High Side Driver with Delayed Overcurrent Shutdown

## Typical Applications

Variable Supply Low Side Driver for Motor Speed Control (Figure 6) The internal regulation in the MIC5016/17 allows a steady gate enhancement to be supplied while the MIC5016/ 17 supply varies from 5 V to 30 V , without damaging the internal gate to source zener clamp. This allows the speed of the DC motor shown to be varied by varying the supply voltage.


Figure 6: DC Motor Speed Control/Driver
Solenoid Valve Driver (Figure 7) High power solenoid valves are used in many industrial applications requiring the timed dispensing of chemicals or gases. When the solenoid is activated, the valve opens (or closes), releasing (or stopping) fluid flow. A solenoid valve, like all inductive loads, has a considerable "kickback" voltage when turned off, as current cannot change instantaneously through an inductor. In most
applications, it is acceptable to allow this voltage to momentarily turn the MOSFET back on as a way of dissipating the inductor's current. However, if this occurs when driving a solenoid valve with a fast switching speed, chemicals or gases may inadvertantly be dispensed at the wrong time with possibly disasterous consequences. Also, too large of a kickback voltage (as is found in larger solenoids) can damage the MIC5016 or the power FET by forcing the Source node below ground (the MIC5016 can be driven up to 20V below ground before this happens). A catch diode has been included in this design to provide an alternate route for the inductive kickback current to flow. The $5 \mathrm{k} \Omega$ resistor in series with this diode has been included to set the recovery time of


Figure 7: Solenoid Valve Driver

Incandescent/Halogen Lamp Driver (Figure 8) The combination of an MIC5016/5017 and a power FET makes an effective driver for a standard incandescent or halogen lamp load. Such loads often have high inrush currents, as the resistance of a cold filament is less than one-tenth as much as when it is hot. Power MOSFETs are well suited to this application as they have wider safe operating areas than do power bipolar transistors. It is important to check the SOA curve on the data sheet of the power FET to be used against the estimated or measured inrush current of the lamp in question prior to prototyping to prevent "explosive" results.

If overcurrent sense is to be used, first measure the duration of the inrush, then use the topology of Figure 5 with the RC of the timer chosen to accomodate the duration with suitable guardbanding.


Figure 8: Halogen Lamp Driver
Relay Driver (Figure 9) Some power relay applications require the use of a separate switch or drive control, such as in the case of microprocessor control of banks of relays where a logic level control signal is used, or for drive of relays with high power requirements. The combination of an MIC5016/ 5017 and a power FET also provides an elegant solution to power relay drive.


Motor Driver With Stall Shutdown (Figure 10) Tachometer feedback can be used to shut down a motor driver circuit when a stall condition occurs. The control switch is a 3-way type; the "START" position is momentary and forces the driver ON. When released, the switch returns to the "RUN" position, and the tachometer's output is used to hold the MIC5016 input ON. If the motor slows down, the tach output is reduced, and the MIC5016 switches OFF. Resistor "R" sets the shutdown threshold.


Figure 10. Motor Stall Shutdown

Simple DC-DC Converter (Figure 11) The simplest application for the MIC5016 is as a basic one-chip DC-DC converter. As the output (Gate) pin has a relatively high impedance, the output voltage shown will vary significantly with applied load.


Figure 11. DC - DC Converter

Figure 9: Relay Driver

High Side Driver With Load Protection (Figure 12) Although the MIC5016/17 devices are reverse battery protected, the load and power FET are not in a typical high side configuration. In the event of a reverse battery condition, the internal body diode of the power FET will be forward biased. This allows the reversed supply to drive the load.

An MBR2035CT dual Schottky diode was used to eliminate this problem. This particular diode can handle 20A continuous current and 150A peak current; therefore it should survive the rigors of an automotive environment. The diodes are paralleled to reduce the switch loss (forward voltage drop).


Figure 12: High Side Driver WIth Load Protection

Push-Pull Driver With No Cross-Conduction (Figure 13) As the turn-off time of the MIC5016/17 devices is much faster than the turn-on time, a simple dual push-pull driver with no cross conduction can be made using one MIC5016 and one MIC5017. The same control signal is applied to both inputs; the MIC5016 turns on with the positive signal, and the MIC5017 turns on when it swings low.


Figure 13: Push-Pull Driver

This scheme works with no additional components as the relative time difference between the rise and fall times of the MIC5014 is large. However, this does mean that there is considerable deadtime (time when neither driver is turned on). If this circuit is used to drive an inductive load, catch diodes must be used on each half to provide an alternate path for the kickback current that will flow during this deadtime.

This circuit is also a simple H -bridge which can be driven with a PWM signal on the input for SMPS or motor drive applications in which high switching frequencies are not desired.

Synchronous Rectifier (Figure 14) In applications where efficiency in terms of low forward voltage drops and low diode reverse-recovery losses is critical, power FETs are used to achieve rectification instead of a conventional diode bridge. Here, the power FETs are used in the third quadrant of the IV characteristic curve (FETs are installed essentially "backwards"). The two FETs are connected such that the top FET turns on with the positive going AC cycle, and turns off when it swings negative. The bottom FET operates opposite to the top FET.

In the first quadrant of operation, the limitation of the device is determined by breakdown voltage. Here, we are limited by the turn-on of a parasitic $p$-n body drain diode. If it is allowed to conduct, its reverse recovery time will crowbar the other power FET and possibly destroy it. The way to prevent this is to keep the IR drop across the device below the cut-in voltage of this diode; this is accomplished here by using a fast comparator to sense this voltage and feed the appropriate signal to the control inputs of the MIC5016 device. Obviously, it is very important to use a comparator with a fast slew rate such as the LM393, and fast recovery diodes. 3mV of positive feedback is used on the comparator to prevent oscillations.

At 3 A , with an $\mathrm{R}_{\mathrm{DS}}(\mathrm{ON})$ of $0.077 \Omega$, our forward voltage drop per FET is $\sim 0.2 \mathrm{~V}$ as opposed to the 0.7 to 0.8 V drop that a normal diode would have. Even greater savings can be had by using FETs with lower $\mathrm{R}_{\mathrm{Ds}}(\mathrm{ON}) \mathrm{s}$, but care must be taken that the peak currents and voltages do not exceed the SOA of the chosen FET.


Figure 14: High Efficiency 60 Hz Synchronous Rectifier

MIC5018

IttyBitty ${ }^{\text {TM }}$ High-Side MOSFET Driver
Preliminary Information

## General Description

The MIC5018 IttyBitty ${ }^{\text {TM }}$ high-side MOSFET driver is designed to switch an N-channel enhancement-type MOSFET from a TTL compatible control signal in high- or low-side switch applications. This driver features the tiny 4 -lead SOT-143 package.
The MIC5018 is powered from a +2.7 V to +9 V supply and features extremely low off-state supply current. An internal charge pump drives the gate output higher than the driver supply voltage and can sustain the gate voltage indefinitely. An internal zener diode limits the gate-to-source voltage to a safe level for standard N -channel MOSFETs.

In high-side configurations, the source voltage of the MOSFET approaches the supply voltage when switched on. To keep the MOSFET turned on, the MIC5018's output drives the MOSFET gate voltage higher than the supply voltage. In a typical high-side configuration, the driver is powered from the load supply voltage. Under some conditions, the MIC5018 and MOSFET can switch a load voltage that is slightly higher than the driver supply voltage.
In a low-side configuration, the driver can control a MOSFET that switches any voltage up to the rating of the MOSFET. The gate output voltage is higher than the typical 3.3 V or 5 V logic supply and can fully enhance a standard MOSFET.
The MIC5018 is available in the SOT-143 package and is rated for $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ ambient temperature range.

## Features

- +2.7V to +9V operation
- $150 \mu \mathrm{~A}$ typical supply current at 5 V supply
- $\leq 1 \mu \mathrm{~A}$ typical standby (off) current
- Charge pump for high-side low-voltage applications
- Internal zener diode gate-to-ground MOSFET protection
- Operates in low- and high-side configurations
- TTL compatible input
- ESD protected


## Applications

- Battery conservation
- Power bus switching
- Solenoid and motion control
- Lamp control


## Ordering Information

| Part Number | Temp. Range | Package | Marking |
| :--- | :---: | :---: | :---: |
| MIC5018BM4 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | SOT-143 | H 10 |

## Typical Applications



Low-Voltage High-Side Power Switch


Low-Side Power Switch

## Pin Configuration



SOT-143 (M4)

## Pin Description

| Pin Number | Pin Name | Pin Function |
| :---: | :---: | :--- |
| 1 | GND | Ground: Power return. |
| 2 | VS | Supply (Input): +2.7V to +9V supply. |
| 3 | G | Gate (Output): Gate connection to external MOSFET. |
| 4 | CTL | Control (Input): TTL compatible on/off control input. Logic high drives the <br> gate output above the supply voltage. Logic low forces the gate output near <br> ground. |

## Absolute Maximum Ratings

```Supply Voltage ( \(\mathrm{V}_{\text {SUPPLY }}\) )\(+10 \mathrm{~V}\)
```

Control Voltage ( $\mathrm{V}_{\mathrm{CTL}}$ ) ..... -0.6 V to +16 V

```Gate Voltage ( \(\mathrm{V}_{\mathrm{G}}\) )\(+16 \mathrm{~V}\)Ambient Temperature Range ( \(\mathrm{T}_{\mathrm{A}}\) )\(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)
```Lead Temperature, Soldering 10 sec .\(300^{\circ} \mathrm{C}\)
Package Thermal Resistance
SOT-143 \(\theta_{\mathrm{JA}}\) ..... \(220^{\circ} \mathrm{C} / \mathrm{W}\)
SOT-143 \(\theta_{J C}\) ..... \(130^{\circ} \mathrm{C} / \mathrm{W}\)

\section*{Electrical Characteristics}
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Parameter & \multicolumn{2}{|l|}{Condition (Note 1)} & Min & Typ & Max & Units \\
\hline \multirow[t]{2}{*}{Supply Current} & \(\mathrm{V}_{\text {SUPPLY }}=3.3 \mathrm{~V}\) & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{CTL}}=0 \mathrm{~V} \\
& \mathrm{~V}_{\mathrm{CTL}}=3.3 \mathrm{~V}
\end{aligned}
\] & & \[
\begin{gathered}
0.01 \\
70
\end{gathered}
\] & \[
\begin{gathered}
1 \\
140
\end{gathered}
\] & \begin{tabular}{l}
\(\mu \mathrm{A}\) \\
\(\mu \mathrm{A}\)
\end{tabular} \\
\hline & \(\mathrm{V}_{\text {SUPPLY }}=5 \mathrm{~V}\) & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{CTL}}=0 \mathrm{~V} \\
& \mathrm{~V}_{\text {CTL }}=5 \mathrm{~V}
\end{aligned}
\] & & \[
\begin{gathered}
0 \\
150
\end{gathered}
\] & \[
\begin{gathered}
1 \\
300
\end{gathered}
\] & \begin{tabular}{l}
\(\mu \mathrm{A}\) \\
\(\mu \mathrm{A}\)
\end{tabular} \\
\hline \multirow[t]{3}{*}{Control Input Voltage} & \(2.7 \mathrm{~V} \leq \mathrm{V}_{\text {SUPPLY }} \leq 9 \mathrm{~V}\) & \(\mathrm{V}_{\text {CTL }}\) for logic 0 input & 0 & & 0.8 & V \\
\hline & \(2.7 \mathrm{~V} \leq \mathrm{V}_{\text {SUPPLY }} \leq 5 \mathrm{~V}\) & \(\mathrm{V}_{\text {CTL }}\) for logic 1 input & 2.0 & & \(\mathrm{V}_{\text {SUPPLY }}\) & V \\
\hline & \(5 \mathrm{~V} \leq \mathrm{V}_{\text {SUPPLY }} \leq 9 \mathrm{~V}\) & \(\mathrm{V}_{\text {CTL }}\) for logic 1 input & 2.4 & & \(\mathrm{V}_{\text {SUPPLY }}\) & V \\
\hline Control Input Current & \multicolumn{2}{|l|}{\(2.7 \mathrm{~V} \leq \mathrm{V}_{\text {SUPPLY }} \leq 9 \mathrm{~V}\)} & & 0.01 & 1 & \(\mu \mathrm{A}\) \\
\hline Control Input Capacitance & & Note 2 & & 5 & & pF \\
\hline Zener Diode Output Clamp & \(\mathrm{V}_{\text {SUPPLY }}=9 \mathrm{~V}\) & & 13 & 16 & 19 & V \\
\hline \multirow[t]{3}{*}{Gate Output Voltage} & \multicolumn{2}{|l|}{\(\mathrm{V}_{\text {SUPPLY }}=2.7 \mathrm{~V}\)} & 6.3 & 7.1 & & V \\
\hline & \multicolumn{2}{|l|}{\(\mathrm{V}_{\text {SUPPLY }}=3.0 \mathrm{~V}\)} & 7.1 & 8.2 & & V \\
\hline & \multicolumn{2}{|l|}{\(\mathrm{V}_{\text {SUPPLY }}=4.5 \mathrm{~V}\)} & 11.4 & 13.4 & & V \\
\hline Gate Output Current & \(\mathrm{V}_{\text {SUPPLY }}=5 \mathrm{~V}\) & \(\mathrm{V}_{\text {OUT }}=10 \mathrm{~V}\), Note 3 & & 9.5 & & \(\mu \mathrm{A}\) \\
\hline Gate Turn-On Time & \(\mathrm{V}_{\text {SUPPLY }}=4.5 \mathrm{~V}\) & \[
\begin{aligned}
& C_{L}=1000 \mathrm{pF}, \text { Note } 4 \\
& C_{L}=3000 \mathrm{pF}, \text { Note } 4
\end{aligned}
\] & & \[
\begin{gathered}
0.75 \\
2.1
\end{gathered}
\] & \[
\begin{aligned}
& 1.5 \\
& 4.2
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{ms} \\
& \mathrm{~ms}
\end{aligned}
\] \\
\hline Gate Turn-Off Time & \(\mathrm{V}_{\text {SUPPLY }}=4.5 \mathrm{~V}\) & \[
\begin{aligned}
& \mathrm{C}_{\mathrm{L}}=1000 \mathrm{pF}, \text { Note } 5 \\
& \mathrm{C}_{\mathrm{L}}=3000 \mathrm{pF}, \text { Note } 5
\end{aligned}
\] & & \[
\begin{aligned}
& 10 \\
& 30
\end{aligned}
\] & \[
\begin{aligned}
& 20 \\
& 60
\end{aligned}
\] & \begin{tabular}{l}
\(\mu \mathrm{S}\) \\
\(\mu \mathrm{s}\)
\end{tabular} \\
\hline
\end{tabular}

General Note: Devices are ESD protected, however handling precautions are recommended.
Note 1: Typical values at \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\). Minimum and maximum values indicate performance at \(-40^{\circ} \mathrm{C} \geq \mathrm{T}_{\mathrm{A}} \geq+85^{\circ} \mathrm{C}\). Parts production tested at \(25^{\circ} \mathrm{C}\).
Note 2: Guaranteed by design.
Note 3: Resistive load selected for \(\mathrm{V}_{\text {OUT }}=10 \mathrm{~V}\).
Note 4: Turn-on time is the time required for gate voltage to rise to 4 V greater than the supply voltage. This represents a typical MOSFET gate threshold voltage.
Note 5: Turn-off time is the time required for the gate voltage to fall to 4 V above the supply voltage. This represents a typical MOSFET gate threshold voltage.

\section*{Test Circuit}


\section*{Typical Characteristics Note 4}







Note 4: \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\text {SUPPLY }}=5 \mathrm{~V}\) unless noted.
Note 5: Full turn-on time is the time between \(\mathrm{V}_{\mathrm{CTL}}\) rising to 2.5 V and the \(\mathrm{V}_{\mathrm{G}}\) rising to \(90 \%\) of its steady on-state value.
Note 6: Full turn-off time is the time between \(\mathrm{V}_{\mathrm{CTL}}\) falling to 0.5 V and the \(\mathrm{V}_{\mathrm{G}}\) falling to \(10 \%\) of its steady on-state value.

\section*{Functional Diagram}


\section*{Functional Diagram with External Components \\ (High-Side Driver Configuration)}

\section*{Functional Description}

Refer to the functional diagram.
The MIC5018 is a noninverting device. Applying a logic high signal to CTL (control input) produces gate drive output. The G (gate) output is used to turn on an external N-channel MOSFET.

\section*{Supply}

VS (supply) is rated for +2.7 V to +9 V . An external capacitor is recommended to decouple noise.

\section*{Control}

CTL (control) is a TTL compatible input. CTL must be forced high or low by an external signal. A floating input may cause unpredictable operation.
A high input turns on Q2, which sinks the output of current source I1, making the input of the first inverter low. The inverter output becomes high enabling the charge pump.

\section*{Charge Pump}

The charge pump is enabled when CTL is logic high. The charge pump consists of an oscillator and voltage quadrupler
\((4 \times)\). Output voltage is limited to 16 V by a zener diode. The charge pump output voltage will be approximately:
\(\mathrm{V}_{\mathrm{G}}=4 \times \mathrm{V}_{\text {SUPPLY }}-2.8 \mathrm{~V}\), but not exceeding 16 V .
The oscillator operates from approximately 70 kHz to approximately 100 kHz depending upon the supply voltage and temperature.

\section*{Gate Output}

The charge pump output is connected directly to the \(G\) (gate) output. The charge pump is active only when CTL is high. When CTL is low, Q3 is turned on by the second inverter and discharges the gate of the external MOSFET to force it off. If CTL is high, and the voltage applied to VS drops to zero, the gate output will be floating (unpredictable).

\section*{ESD Protection}

D1 and D2 clamp positive and negative ESD voltages. R1 isolates the gate of Q2 from sudden changes on the CTL input. Q1 turns on if the emitter (CTL input) is forced below ground to provide additional input protection. Zener D3 also clamps ESD voltages for the gate \((\mathrm{G})\) output.

\section*{Application Information}

\section*{Supply Bypass}

A capacitor from VS to GND is recommended to control switching and supply transients. Load current and supply lead length are some of the factors that affect capacitor size requirements.
A \(4.7 \mu \mathrm{~F}\) or \(10 \mu \mathrm{~F}\) aluminum electrolytic or tantalum capacitor is suitable for many applications.
The low ESR (equivalent series resistance) of tantalum capacitors makes them especially effective, but also makes them susceptible to uncontrolled inrush current from low impedance voltage sources (such as NiCd batteries or automatic test equipment). Avoid instantaneously applying voltage, capable of high peak current, directly to or near tantalum capacitors without additional current limiting. Normal power supply turn-on (slow rise time) or printed circuit trace resistance is usually adequate for normal product usage.

\section*{MOSFET Selection}

The MIC5018 is designed to drive N-channel enhancementtype MOSFETs. The gate output (G) of the MIC5018 provides a voltage, referenced to ground, that is greater than the supply voltage. Refer to the "Typical Characteristics: Gate Output Voltage vs. Supply Voltage" graph.
The supply voltage and the MOSFET drain-to-source voltage drop determine the gate-to-source voltage.
\(V_{G S}=V_{G}-\left(V_{S U P P L Y}-V_{D S}\right)\)
where:
\(V_{G S}=\) gate-to-source voltage (enhancement)
\(\mathrm{V}_{\mathrm{G}}=\) gate voltage (from graph)
\(V_{\text {SUPPLY }}=\) supply voltage
\(\mathrm{V}_{\text {DS }}=\) drain-to-source voltage (approx. OV at low current, or when fully enhanced)


Figure 1. Voltages
The performance of the MOSFET is determined by the gate-to-source voltage. Choose the type of MOSFET according to the calculated gate-to-source voltage.

\section*{Standard MOSFET}

Standard MOSFETs are fully enhanced with a gate-to-source voltage of about 10 V . Their absolute maximum gate-tosource voltage is \(\pm 20 \mathrm{~V}\).
With a 5 V supply, the MIC5018 produces a gate output of approximately 15 V . Figure 2 shows how the remaining voltages conform. The actual drain-to-source voltage drop
across an IRFZ24 is less than 0.1 V with a 1 A load and 10 V enhancement. Higher current increases the drain-to-source voltage drop, increasing the gate-to-source voltage.


Figure 2. Using a Standard MOSFET
The MIC5018 has an internal zener diode that limits the gate-to-ground voltage to approximately 16 V .
Lower supply voltages, such as 3.3 V , produce lower gate output voltages which will not fully enhance standard MOSFETs. This significantly reduces the maximum current that can be switched. Always refer to the MOSFET data sheet to predict the MOSFET's performance in specific applications.

\section*{Logic-Level MOSFET}

Logic-level N-channel MOSFETs are fully enhanced with a gate-to-source voltage of approximately 5 V and generally have an absolute maximum gate-to-source voltage of \(\pm 10 \mathrm{~V}\).


Figure 3. Using a Logic-Level MOSFET
Refer to figure 3 for an example showing nominal voltages. The maximum gate-to-source voltage rating of a logic-level MOSFET can be exceeded if a higher supply voltage is used. An external zener diode can clamp the gate-to-source voltage as shown in figure 4. The zener voltage, plus its tolerance, must not exceed the absolute maximum gate voltage of the MOSFET.


Figure 4. Gate-to-Source Protection

A gate-to-source zener may also be required when the maximum gate-to-source voltage could be exceeded due to normal part-to-part variation in gate output voltage. Other conditions can momentarily increase the gate-to-source voltage, such as turning on a capacitive load or shorting a load.

\section*{Inductive Loads}

Inductive loads include relays, and solenoids. Long leads may also have enough inductance to cause adverse effects in some circuits.


Figure 5. Switching an Inductive Load
Switching off an inductive load in a high-side application momentarily forces the MOSFET source negative (as the inductor opposes changes to current). This voltage spike can be very large and can exceed a MOSFET's gate-to-source and drain-to-source ratings. A Schottky diode across the inductive load provides a discharge current path to minimize the voltage spike. The peak current rating of the diode should be greater than the load current.
In a low-side application, switching off an inductive load will momentarily force the MOSFET drain higher than the supply voltage. The same precaution applies.

\section*{Split Power Supply}

Refer to figure 6. The MIC5018 can be used to control a 12 V load by separating the driver supply from the load supply.


Figure 6. 12V High-Side Switch
A logic-level MOSFET is required. The MOSFET's maximum current is limited slightly because the gate is not fully enhanced. To predict the MOSFETs performance for any pair of supply voltages, calculate the gate-to-source voltage and refer to the MOSFET data sheet.
\[
V_{G S}=V_{G}-\left(V_{\text {LOAD SUPPLY }}-V_{D S}\right)
\]
\(V_{G}\) is determined from the driver supply voltage using the "Typical Characteristics: Gate Output Voltage vs. Supply Voltage" graph.

\section*{Low-Side Switch Configuration}

The low-side configuration makes it possible to switch a voltage much higher than the MIC5018's maximum supply voltage.


Figure 7. Low-Side Switch Configuration
The maximum switched voltage is limited only by the MOSFET's maximum drain-to-source ratings.

\section*{General Description}

The MIC5020 low-side MOSFET driver is designed to operate at frequencies greater than \(100 \mathrm{kHz}(5 \mathrm{kHz}\) PWM for \(2 \%\) to \(100 \%\) duty cycle) and is an ideal choice for high-speed applications such as motor control, SMPS (switch mode power supplies), and applications using IGBTs. The MIC5020 can also operate as a circuit breaker with or without automatic retry. The MIC5020's maximum supply voltage lends itself to control applications using up to 50 V . The MIC5020 can control MOSFETs that switch voltages greater than 50 V .
A rising or falling edge on the input results in a current source or sink pulse on the gate output. This output current pulse can turn on or off a 2000 pF MOSFET in approximately 175 ns . The MIC5020 then supplies a limited current ( \(<2 \mathrm{~mA}\) ), if necessary, to maintain the output state
An overcurrent comparator with a trip voltage of 50 mV makes the MIC5020 ideal for use with a current sensing MOSFET. An external low value resistor may be used instead of a sensing MOSFET for more precise overcurrent control. An optional external capacitor connected to the \(\mathrm{C}_{\mathrm{T}}\) pin may be used to control the current shutdown duty cycle from \(20 \%\) to \(<1 \%\). A duty cycle from \(20 \%\) to about \(75 \%\) is possible with an optional pull-up resistor from \(\mathrm{C}_{\mathrm{T}}\) to \(\mathrm{V}_{\mathrm{DD}}\). An open collector output provides a fault indication when the sense inputs are tripped.
The MIC5020 is available in 8 -pin SOIC, plastic DIP, and CerDIP packages.
Other members of the MIC502x series include the MIC5021 high-side driver and the MIC5022 half-bridge driver with a cross-conduction interlock.

\section*{Features}
- 11 V to 50 V operation
- 175ns rise/fall time driving 2000pF
- TTL compatible input with internal pull-down resistor
- Overcurrent limit
- Fault output indication
- Gate to source protection
- Compatible with current sensing MOSFETs

\section*{Applications}
- Lamp control
- Heater control
- Motor control
- Solenoid switching
- Switch-mode power supplies
- Circuit breaker

\section*{Ordering Information}
\begin{tabular}{|l|c|c|}
\hline Part Number & Temperature Range & Package \\
\hline MIC5020AJB \({ }^{\star}\) & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & 8-pin CerDIP \\
\hline MIC5020BM & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & 8-pin SOIC \\
\hline MIC5020BN & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & 8-pin Plastic DIP \\
\hline
\end{tabular}
* AJB indicates units screened to MIL-STD 883, Method 5004, condition \(B\), and burned-in for 1 -week.

\section*{Typical Application}


Low-Side Driver with Overcurrent Trip and Retry

\section*{Pin Configuration}


\section*{Block Diagram}


Pin Description
\begin{tabular}{|c|c|c|}
\hline Pin Number & Pin Name & Pin Function \\
\hline 1 & \(\mathrm{V}_{\mathrm{DD}}\) & Supply: +11 V to +50 V . Decouple with \(\geq 10 \mu \mathrm{~F}\) capacitor. \\
\hline 2 & Input & TTL Compatible Input: Logic high turns the external MOSFET on. An internal pull-down returns an open pin to logic low. \\
\hline 3 & \(\overline{\text { Fault }}\) & Overcurrent Fault Indicator: When the sense voltage exceeds threshold, open collector output is open circuit for \(5 \mu \mathrm{~s}\left(\mathrm{t}_{\mathrm{G}(\mathrm{ON})}\right)\), then pulled low for \(\mathrm{t}_{\mathrm{G}(\mathrm{OFF})} \cdot \mathrm{t}_{\mathrm{G}(\mathrm{OFF})}\) is adjustable from \(\mathrm{C}_{\mathrm{T}}\). \\
\hline 4 & \(\mathrm{C}_{\mathrm{T}}\) & \begin{tabular}{l}
Retry Timing Capacitor: Controls the off time ( \(\mathrm{t}_{\mathrm{G}(\mathrm{OFF})}\) ) of the overcurrent retry cycle. (Duty cycle adjustment.) \\
- Open = 20\% duty cycle. \\
- Capacitor to Ground = approx. \(20 \%\) to \(<1 \%\) duty cycle. \\
- Pull-Up resistor = approx. \(20 \%\) to approx. \(75 \%\) duty cycle. \\
- Ground = maintained shutdown upon overcurrent condition.
\end{tabular} \\
\hline 5 & Gnd & Circuit Ground \\
\hline 6 & Sense + & Current Sense Comparator (+) Input: Connect to high side of sense resistor or current sensing MOSFET sense lead. A built-in offset in conjunction with \(\mathrm{R}_{\text {SENSE }}\) sets the load overcurrent trip point. \\
\hline 7 & Sense - & Current Sense Comparator (-) Input: Connect to the low side of the sense resistor (usually power ground). \\
\hline 8 & Gate & Gate Drive: Drives the gate of an external power MOSFET. Also limits \(\mathrm{V}_{\mathrm{GS}}\) to 15 V max. to prevent Gate to Source damage. Will sink and source current. \\
\hline
\end{tabular}

\section*{Absolute Maximum Ratings}
Supply Voltage ( \(\mathrm{V}_{\mathrm{DD}}\) ) ..... \(+55 \mathrm{~V}\)
Input Voltage ..... -0.5 V to +15 V
Sense Differential Voltage ..... \(\pm 6.5 \mathrm{~V}\)
Sense + or Sense - to Gnd ..... -0.5 V to +50 V
Fault Voltage ..... \(+50 \mathrm{~V}\)
Current into Fault ..... 50 mA
Timer Voltage \(\left(\mathrm{C}_{\mathrm{T}}\right)\) ..... \(+5.5 \mathrm{~V}\)

\section*{Operating Ratings}
Supply Voltage ( \(\mathrm{V}_{\mathrm{DD}}\) ) ..... +11 V to +50 V
Temperature Range

CerDIP .................................................... \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)
Plastic DIP \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)

\section*{Electrical Characteristics}
\(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{Gnd}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=12 \mathrm{~V}\), Sense,\(+-=0 \mathrm{~V}\), Fault = Open, \(\mathrm{C}_{\mathrm{T}}=\) Open, Gate \(\mathrm{C}_{\mathrm{L}}=1500 \mathrm{pF}\) unless otherwise specificed
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Symbol & Parameter & Condition & Min & Typ & Max & Units \\
\hline & \multirow[t]{4}{*}{D.C. Supply Current} & \(\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}\), Input \(=0 \mathrm{~V}\) & & 0.8 & 2 & mA \\
\hline & & \(\mathrm{V}_{\mathrm{DD}}=50 \mathrm{~V}\), Input \(=0 \mathrm{~V}\) & & 2 & 10 & mA \\
\hline & & \(\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}\), Input \(=5 \mathrm{~V}\) & & 0.8 & 2 & mA \\
\hline & & \(\mathrm{V}_{\mathrm{DD}}=50 \mathrm{~V}\), Input \(=5 \mathrm{~V}\) & & 4 & 25 & mA \\
\hline & Input Threshold & & 0.8 & 1.4 & 2.0 & V \\
\hline & Input Hysteresis & & & 0.1 & & V \\
\hline & Input Pull-Down Current & Input = 5V & 10 & 20 & 40 & \(\mu \mathrm{A}\) \\
\hline & Fault Output Saturation Voltage & Fault Current \(=1.6 \mathrm{~mA}\) Note 1 & & 0.15 & 0.4 & V \\
\hline & Fault Output Leakage & Fault \(=50 \mathrm{~V}\) & -1 & 0.01 & +1 & \(\mu \mathrm{A}\) \\
\hline & Current Limit Threshold & Note 2 & 30 & 50 & 70 & mV \\
\hline & Gate On Voltage & \(\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}\) & 10 & 11 & & V \\
\hline & & \(\mathrm{V}_{\mathrm{DD}}=50 \mathrm{~V}\) & 14 & 15 & 18 & V \\
\hline \(\mathrm{t}_{\mathrm{G}(\mathrm{ON})}\) & Gate On Time, Fixed & Sense Differential \(>70 \mathrm{mV}\) & 2 & 5 & 10 & \(\mu \mathrm{S}\) \\
\hline \(\mathrm{t}_{\mathrm{G} \text { (OFF) }}\) & Gate Off Time, Adjustable & Sense Differential \(>70 \mathrm{mV}, \mathrm{C}_{\mathrm{T}}=0 \mathrm{pF}\) & 10 & 20 & 50 & \(\mu \mathrm{s}\) \\
\hline \(\mathrm{t}_{\text {DLH }}\) & Gate Turn-On Delay & Note 3 & & 400 & 800 & ns \\
\hline \(\mathrm{t}_{\mathrm{R}}\) & Gate Rise Time & Note 4 & & 700 & 1500 & ns \\
\hline \(\mathrm{t}_{\text {DLH }}\) & Gate Turn-Off Delay & Note 5 & & 900 & 1500 & ns \\
\hline \(\mathrm{t}_{\mathrm{F}}\) & Gate Fall Time & Note 6 & & 500 & 1500 & ns \\
\hline \(\mathrm{f}_{\text {max }}\) & Maximum Operating Frequency & Note 7 & 100 & 150 & & kHz \\
\hline
\end{tabular}

Note 1 Voltage remains low for time affected by \(\mathrm{C}_{\mathrm{T}}\).
Note 2 When using sense MOSFETs, it is recommended that \(R_{\text {SENSE }}<50 \Omega\). Higher values may affect the sense MOSFET's current transfer ratio.
Note 3 Input switched from 0.8 V (TTL low) to 2.0 V (TTL high), time for Gate transition from 0 V to 2 V .
Note 4 Input switched from 0.8 V (TTL low) to 2.0 V (TTL high), time for Gate transition from 2 V to 10 V .
Note 5 Input switched from 2.0 V (TTL high) to 0.8 V (TTL low), time for Gate transition from 11 V (Gate ON voltage) to 10 V .
Note 6 Input switched from 2.0V (TTL high) to 0.8 V (TTL low), time for Gate transition from 10 V from 2 V .
Note 7 Frequency where gate on voltage reduces to 10 V with \(50 \%\) input duty cycle.

\section*{Typical Characteristics}



Timing Diagram 2. Fault Condition, \(\mathrm{C}_{\mathrm{T}}=\) Open


Timing Diagram 1. Normal Operation


Timing Diagram 3. Fault Condition, \(\mathrm{C}_{\mathrm{T}}=\) Grounded

\section*{Functional Description}

Refer to the MIC5020 block diagram.

\section*{Input}

A signal greater than 1.4 V (nominal) applied to the MIC5020 INPUT causes gate enhancement on an external MOSFET turning the external MOSFET on.
An internal pull-down resistor insures that an open INPUT remains low, keeping the external MOSFET turned off.

\section*{Gate Output}

Rapid rise and fall times on the GATE output are possible because each input state change triggers a one-shot which activates a high-value currentsink \(\left(10 I_{2}\right)\) for a short time. This draws a high current through a current mirror circuit causing the output transistors to quickly charge or discharge the external MOSFET's gate.
A second current sink continuously draws the lower value of current used to maintain the gate voltage for the selected state.
An internal 15 V Zener diode protects the external MOSFET by limiting the gate output voltage when \(\mathrm{V}_{\mathrm{DD}}\) is connected to higher voltages.

\section*{Overcurrent Limiting}

Current source \(\mathrm{I}_{1}\) charges \(\mathrm{C}_{\text {INT }}\) upon power up. An optional external capacitor connected to \(\mathrm{C}_{\mathrm{T}}\) is discharged through

MOSFET Q1.
A fault condition ( \(>50 \mathrm{mV}\) from SENSE + to SENSE -) causes the overcurrent comparator to enable current sink \(2 \mathrm{l}_{1}\) which overcomes current source \(\mathrm{I}_{1}\) to discharge \(\mathrm{C}_{\mathrm{INT}}\) in a short time. When \(\mathrm{C}_{\mathrm{INT}}\) is discharged, the INPUT is disabled, which turns off the GATE output; the FAULT output is enabled; and \(\mathrm{C}_{\text {INT }}\) and \(\mathrm{C}_{\mathrm{T}}\) are ready to be charged.
When the GATE output turns the MOSFET off, the overcurrent signal is removed from the sense inputs which deactivates current sink \(21_{1}\). This allows \(\mathrm{C}_{\mathrm{INT}}\) and the optional capacitor connected to \(\mathrm{C}_{\mathrm{T}}\) to recharge. A Schmitt trigger delays the retry while the capacitor(s) recharge. Retry delay is increased by connecting a capacitor to \(\mathrm{C}_{\mathrm{T}}\) (optional).
The retry cycle will continue until the the fault is removed or the input is changed to TTL low.
If \(\mathrm{C}_{\mathrm{T}}\) is connected to ground, the circuit will not retry upon a fault condition.

\section*{Fault Output}

The FAULT output is an open collector transistor. FAULT is active at approximately the same time the output is disabled by a fault condition ( \(5 \mu \mathrm{~s}\) after an overcurrent condition is sensed). The FAULT output is open circuit (off) during each successive retry ( \(5 \mu \mathrm{~s}\) ).

\section*{Applications Information}

The MIC5020 MOSFET driver is intended for low-side switching applications where higher supply voltage, overcurrent sensing, and moderate speed are required.

\section*{Supply Voltage}

A feature of the MIC5020 is that its supply voltage rating of up to 50 V is higher than many other low-side drivers.
The minimum supply voltage required to fully enhance an N channel MOSFET is 11 V .
A lower supply voltage may be used with logic level MOSFETs. Approximately 6 V is needed to provide 5 V of gate enhancement.

\section*{Low-Side Switch Circuit Advantages}

A moderate-speed low-side driver is generally much faster than a comparable high-side driver. The MIC5020 can provide the gate drive switching times and low propagation delay times that are necessary for high-frequency highefficiency circuit operation in PWM (pulse width modulation) designs used for motor control, SMPS (switch mode power supply) and heating element control. Switched loads (on/off) can benefit from the MIC5020's fast switching times by allowing use of MOSFETs with smaller safe operating areas. (Larger MOSFETs are often required when using slower drivers.)

\section*{Overcurrent Limiting}

A 50 mV comparator is provided for current sensing. The low level trip point minimizes \(I^{2}\) R losses when power resistors are used for current sensing. Flexibility in choosing drain or
source side sensing is provided by access to both SENSE + and SENSE - comparator inputs.
The adjustable retry feature can be used to handle loads with high initial currents, such as lamps, motors, or heating elements and can be adjusted from the \(\mathrm{C}_{\mathrm{T}}\) connection.
\(\mathrm{C}_{\mathrm{T}}\) to ground causes maintained gate drive shutdown following overcurrent detection.
\(\mathrm{C}_{\mathrm{T}}\) open, or through a capacitor to ground, causes automatic retry. The default duty cycle ( \(\mathrm{C}_{\mathrm{T}}\) open) is approximately \(20 \%\). Refer to the electrical characteristics when selecting a capacitor for a reduced duty cycle.
\(\mathrm{C}_{\mathrm{T}}\) through a pull-up resistor to \(\mathrm{V}_{\mathrm{DD}}\) increases the duty cycle. Increasing the duty cycle increases the power dissipation in the load and MOSFET. Circuits may become unstable at a duty cycles of about \(75 \%\) or higher, depending on the conditions. Caution: The MIC5020 may be damaged if the voltage on \(C_{T}\) exceeds the absolute maximum rating.
An overcurrent condition is externally signaled by an open collector (FAULT) output.
The MIC5020 may be used without current sensing by connecting SENSE + and SENSE - to ground.

\section*{Current Sense Resistors}

Lead length can be significant when using low value ( \(<1 \Omega\) ) resistors for current sensing. Errors caused by lead length can be avoided by using four-terminal current sensing resistors. Four-terminal resistors are available from several manufacturers.

\section*{Lamp Driver Application}

Incandescent lamps have a high inrush current (low resistance) when turned on. The MIC5020 can perform a "soft start" by pulsing the MOSFET (overcurrent condition) until the filament is warm enough for its current to decrease (resistance increases). The sense resistor is selected so the voltage across the sense resistor drops below the sense threshold \((50 \mathrm{mV})\) as the filament becomes warm. The MOSFET is no longer pulsed to limit current and the lamp turns completely on.


Figure 1. Lamp Driver with Current Sensing
A lamp may not fully turn on if the filament does not heat up adequately. Changing the duty cycle, sense resistor, or both to match the filament characteristics can correct the problem. Soft start can be demonstrated using a \#1157 dual-filament automotive lamp. The value of \(R_{S}\) shown in figure 1 allows for soft start of the higher-resistance filament (measures approx. \(2.1 \Omega\) cold or \(21 \Omega\) hot).

\section*{Solenoid Driver Application}

The MIC5020 can be directly powered by the control voltage supply in typical 11 Vdc through 50 Vdc control applications. Current sensing has been omitted as an example.


Figure 2. Solenoid Driver, Without Current Sensing
A diode across the load protects the MOSFET from the voltage spike generated by the inductive load upon MOSFET turn off. The peak forward current rating of the diode should be greater than the load current.

\section*{Current Sensing MOSFET Application}

A current sensing MOSFET allows current sensing without adding additional resistance to the power switching circuit.
A current sensing MOSFET has two source connections: a "power source" for power switching and a "current source" for current sensing. The current from the current source is approximately proportional to the current through the power source, but much smaller. A current sensing ratio ( ISOURCE \(^{\prime}\) \(\left.I_{\text {SENSE }}\right)\) is provided by the MOSFET manufacturer.


Figure 3. Using a Current Sensing MOSFET
The MOSFET current source is used to develop a voltage across a sense resistor. This voltage is monitored by the MIC5020 (SENSE + and SENSE - pins) to identify an overcurrent condition.
The value of the sense resistor can be estimated with:
\(R_{\text {SENSE }}=\left(r V_{\text {TRIP }} R_{\text {DS(ON) }}\right) /\left(\mathrm{I}_{\text {LOAD }} \mathrm{R}_{\mathrm{DS}(\mathrm{ON})}-\mathrm{V}_{\text {TRIP }}\right)\) where:
\(\mathrm{R}_{\text {SENSE }}=\) external "sense" resistor
\(\mathrm{V}_{\text {TRIP }}=50 \mathrm{mV}(0.050 \mathrm{~V})\) for the MIC5020
\(r\) = manufacturer's current sense ratio: ( \(l_{\text {SOURCE }} / I_{\text {SENSE }}\) )
\(\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}=\) manufacturer's power source on resistance
\(\mathrm{I}_{\text {LOAD }}=\) load current (power source current)
The drain to source voltage under different fault conditions affects the behavior of the MOSFET current source; that is, the current source will respond differently to a slight overcurrent condition ( \(\mathrm{V}_{\mathrm{DS}(\mathrm{ON})}\) very small) than to a short circuit (where \(\mathrm{V}_{\mathrm{DS}(\mathrm{ON})}\) is approximately equal to the supply voltage). Adjustment of the sense resistor value by experiment starting from the above formula will provide the quickest selection of \(\mathrm{R}_{\text {SENSE }}\).
Refer to manufacture's data sheets and application notes for detailed information on current sensing MOSFET characteristics.
Figure 3 includes values which can be used to demonstrate circuit operation. The IRCZ24 MOSFET has a typical sense ratio of 780 and a \(\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}\) of \(0.10 \Omega\). A large \(3 \Omega\) wirewound load resistor will cause inductive spikes which should be suppressed using a diode (using the same configuration as figure 2).

\section*{Faster MOSFET Switching}

The MIC5020's GATE current can be multiplied using a pair of bipolar transistors to permit faster charging and discharging of the external MOSFET's gate.


Figure 4. Faster MOSFET Switching Circuit
NPN and PNP transistors are used to respectively charge and discharge the MOSFET gate. The MIC5020 gate current is multiplied by the transistor \(\beta\).
The switched circuit voltage can be increased above 40 V by selecting transistors with higher ratings.

\section*{Remote Overcurrent Limiting Reset}

In circuit breaker applications where the MIC5020 maintains an off condition after an overcurrent condition is sensed, the \(\mathrm{C}_{\mathrm{T}}\) pin can be used to reset the MIC5020.


Figure 5. Remote Control Circuit
Switching Q1 on pulls \(\mathrm{C}_{\boldsymbol{T}}\) low which keeps the MIC5020 GATE output off when an overcurrent is sensed. Switching Q1 off causes \(\mathrm{C}_{\mathrm{T}}\) to appear open. The MIC5020 retries in about \(20 \mu \mathrm{~s}\) and continues to retry until the overcurrent condition is removed.

For test purposes, a \(680 \Omega\) load resistor and \(3 \Omega\) sense resistor will produce an overcurrent condition when the load's supply \((\mathrm{V}+)\) is approximately 12 V or greater.

\section*{Low-Temperature Operation}

As the temperature of the MIC5020AJB (extended temperature range version) approaches \(-55^{\circ} \mathrm{C}\), the driver's off-state, gate-output offset from ground increases. If the operating environment of the MIC5020AJB includes low temperatures \(\left(-40^{\circ} \mathrm{C}\right.\) to \(-55^{\circ} \mathrm{C}\) ), add an external \(2.2 \mathrm{M} \Omega\) resistor as shown in Figures 6a or 6b. This assures that the driver's gate-tosource voltage is far below the external MOSFET's gate threshold voltage, forcing the MOSFET fully off.


Figure 6a. Gate-to-Source Pull Down
The gate-to-source configuration (refer to Figure 6a) is appropriate for resistive and inductive loads. This also causes the smallest decrease in gate output voltage.


Figure 6b. Gate-to-Ground Pull Down
The gate-to-ground configuration (refer to Figure 6b) is appropriate for resistive, inductive, or capacitive loads. This configuration will decrease the gate output voltage slightly more than the circuit shown in Figure 6a.


\section*{General Description}

The MIC5021 high-side MOSFET driver is designed to operate at frequencies up to 100 kHz ( 5 kHz PWM for \(2 \%\) to \(100 \%\) duty cycle) and is an ideal choice for high speed applications such as motor control, SMPS (switch mode power supplies), and applications using IGBTs. The MIC5021 can also operate as a circuit breaker with or without automatic retry.
A rising or falling edge on the input results in a current source pulse or sink pulse on the gate output. This output current pulse can turn on a 2000 pF MOSFET in approximately 550 ns . The MIC5021 then supplies a limited current ( \(<2 \mathrm{~mA}\) ), if necessary, to maintain the output state.
An overcurrent comparator with a trip voltage of 50 mV makes the MIC5021 ideal for use with a current sensing MOSFET. An external low value resistor may be used instead of a sensing MOSFET for more precise overcurrent control. An optional external capacitor placed from the \(\mathrm{C}_{\mathrm{T}}\) pin to ground may be used to control the current shutdown duty cycle (dead time) from \(20 \%\) to < \(1 \%\). A duty cycle from \(20 \%\) to about \(75 \%\) is possible with an optional pull-up resistor from \(\mathrm{C}_{\mathrm{T}}\) to \(\mathrm{V}_{\mathrm{DD}}\). The MIC5021 is available in 8 -pin SOIC, plastic DIP and ceramic DIP packages.
Other members of the MIC502x family include the MIC5020 low-side driver and the MIC5022 half-bridge driver with a cross-conduction interlock.

\section*{Features}
- 12 V to 36 V operation
- 550ns rise/fall time driving 2000pF
- TTL compatible input with internal pull-down resistor
- Overcurrent limit
- Gate to source protection
- Internal charge pump
- 100 kHz operation guaranteed over full temperature and operating voltage range
- Compatible with current sensing MOSFETs
- Current source drive reduces EMI

\section*{Applications}
- Lamp control
- Heater control
- Motor control
- Solenoid switching
- Switch-mode power supplies
- Circuit breaker

\section*{Ordering Information}
\begin{tabular}{|l|c|c|}
\hline Part Number & Temperature Range & Package \\
\hline MIC5021AJB \({ }^{*}\) & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & 8-pin CerDIP \\
\hline MIC5021BM & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & 8-pin SOIC \\
\hline MIC5021BN & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & 8-pin Plastic DIP \\
\hline
\end{tabular}
* AJB indicates units screened to MIL-STD 883, Method 5004, condition B , and burned-in for 1-week.

\section*{Typical Application}


High-Side Driver with Overcurrent Trip and Retry

\section*{Pin Configuration}


\section*{Block Diagram}


\section*{Pin Description}
\begin{tabular}{|c|c|c|}
\hline Pin Number & Pin Name & Pin Function \\
\hline 1 & \(V_{\text {DD }}\) & Supply: +12 V to +36 V . Decouple with \(\geq 10 \mu \mathrm{~F}\) capacitor. \\
\hline 2 & Input & TTL Compatible Input: Logic high turns the external MOSFET on. An internal pull-down returns an open pin to logic low. \\
\hline 3 & \(\mathrm{C}_{\mathrm{T}}\) & \begin{tabular}{l}
Retry Timing Capacitor: Controls the off time \(\left(\mathrm{t}_{\mathrm{G}(\mathrm{OFF})}\right)\) of the overcurrent retry cycle. (Duty cycle adjustment.) \\
- Open = approx. 20\% duty cycle. \\
- Capacitor to Ground = approx. \(20 \%\) to \(<1 \%\) duty cycle. \\
- Pull-up resistor = approx. 20\% to approx. 75\% duty cycle. \\
- Ground = maintained shutdown upon overcurrent condition.
\end{tabular} \\
\hline 4 & Gnd & Circuit Ground \\
\hline 5 & Sense + & Current Sense Comparator (+) Input: Connect to high side of sense resistor or current sensing MOSFET sense lead. A built-in offset in conjunction with \(R_{\text {SENSE }}\) sets the load overcurrent trip point. \\
\hline 6 & Sense - & Current Sense Comparator (-) Input: Connect to the low side of the sense resistor (usually the high side of the load). \\
\hline 7 & Gate & Gate Drive: Drives the gate of an external power MOSFET. Also limits \(\mathrm{V}_{\mathrm{GS}}\) to 15 V max. to prevent Gate-to-Source damage. Will sink and source current. \\
\hline 8 & \(\mathrm{V}_{\text {BOOST }}\) & Charge Pump Boost Capacitor: A bootstrap capacitor from \(\mathrm{V}_{\text {BOOST }}\) to the FET source pin supplies charge to quickly enhance the Gate output during turn-on. \\
\hline
\end{tabular}

\section*{Absolute Maximum Ratings}


\section*{Operating Ratings}

Supply Voltage ( \(\mathrm{V}_{\mathrm{DD}}\) ) ................................... +12 V to +36 V
Temperature Range
CerDIP ............................................... \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)

PDIP ...................................................... \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)
SOIC .................................................... \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)

\section*{Electrical Characteristics}
\(T_{A}=25^{\circ} \mathrm{C}, \mathrm{Gnd}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=12 \mathrm{~V}, \mathrm{C}_{T}=\) Open, Gate \(\mathrm{C}_{\mathrm{L}}=1500 \mathrm{pF}\) (IRF540 MOSFET) unless otherwise specified
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Symbol & Parameter & Condition & Min & Typ & Max & Units \\
\hline & \multirow[t]{4}{*}{D.C. Supply Current} & \(\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}\), Input \(=0 \mathrm{~V}\) & & 1.8 & 4 & mA \\
\hline & & \(\mathrm{V}_{\mathrm{DD}}=36 \mathrm{~V}\), Input \(=0 \mathrm{~V}\) & & 2.5 & 6 & mA \\
\hline & & \(\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}\), Input \(=5 \mathrm{~V}\) & & 1.7 & 4 & mA \\
\hline & & \(\mathrm{V}_{\mathrm{DD}}=36 \mathrm{~V}\), Input \(=5 \mathrm{~V}\) & & 2.5 & 6 & mA \\
\hline & Input Threshold & & 0.8 & 1.4 & 2.0 & V \\
\hline & Input Hysteresis & & & 0.1 & & V \\
\hline & Input Pull-Down Current & Input = 5V & 10 & 20 & 40 & \(\mu \mathrm{A}\) \\
\hline & Current Limit Threshold & Note 1 & 30 & 50 & 70 & mV \\
\hline & Gate On Voltage & \(\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}\) Note 2 & 16 & 18 & 21 & V \\
\hline & & \(\mathrm{V}_{\mathrm{DD}}=36 \mathrm{~V}\) Note 2 & 46 & 50 & 52 & V \\
\hline \(\mathrm{t}_{\mathrm{G}(\mathrm{ON})}\) & Gate On Time, Fixed & Sense Differential > 70mV & 2 & 6 & 10 & \(\mu \mathrm{s}\) \\
\hline \(\mathrm{t}_{\mathrm{G}(\mathrm{OFF})}\) & Gate Off Time, Adjustable & Sense Differential > \(70 \mathrm{mV}, \mathrm{C}_{\mathrm{T}}=0 \mathrm{pF}\) & 10 & 20 & 50 & \(\mu \mathrm{s}\) \\
\hline \(\mathrm{t}_{\text {DLH }}\) & Gate Turn-On Delay & Note 3 & & 500 & 1000 & ns \\
\hline \(\mathrm{t}_{\mathrm{R}}\) & Gate Rise Time & Note 4 & & 400 & 500 & ns \\
\hline \(\mathrm{t}_{\text {DLH }}\) & Gate Turn-Off Delay & Note 5 & & 800 & 1500 & ns \\
\hline \(\mathrm{t}_{\mathrm{F}}\) & Gate Fall Time & Note 6 & & 400 & 500 & ns \\
\hline \(\mathrm{f}_{\text {max }}\) & Maximum Operating Frequency & Note 7 & 100 & 150 & & kHz \\
\hline
\end{tabular}

Note 1 When using sense MOSFETs, it is recommended that \(R_{\text {SENSE }}<50 \Omega\). Higher values may affect the sense MOSFET's current transfer ratio.
Note 2 DC measurement.
Note 3 Input switched from 0.8 V (TTL low) to 2.0 V (TTL high), time for Gate transition from 0 V to 2 V .
Note 4 Input switched from 0.8 V (TTL low) to 2.0 V (TTL high), time for Gate transition from 2 V to 17 V .
Note 5 Input switched from 2.0V (TTL high) to 0.8 V (TTL low), time for Gate transition from 20 V (Gate on voltage) to 17 V .
Note 6 Input switched from 2.0V (TTL high) to 0.8 V (TTL low), time for Gate transition from 17 V to 2 V .
Note 7 Frequency where gate on voltage reduces to 17 V with \(50 \%\) input duty cycle.

\section*{Typical Characteristics}


Gate Turn-On Delay vs.



Input Current vs.


Timing Diagram 1. Normal Operation


Timing Diagram 2. Fault Condition, \(\mathrm{C}_{\mathrm{T}}=\) Open


Timing Diagram 3. Fault Condition, \(\mathrm{C}_{\mathrm{T}}=\) Grounded

\section*{Functional Description}

Refer to the MIC5021 block diagram.
Input
A signal greater than 1.4 V (nominal) applied to the MIC5021 INPUT causes gate enhancement on an external MOSFET turning the MOSFET on.
An internal pull-down resistor insures that an open INPUT remains low, keeping the external MOSFET turned off.

\section*{Gate Output}

Rapid rise and fall times on the GATE output are possible because each input state change triggers a one-shot which activates a high-value current \(\operatorname{sink}\left(10 \mathrm{I}_{2}\right)\) for a short time. This draws a high current though a current mirror circuit causing the output transistors to quickly charge or discharge the external MOSFET's gate.
A second current sink continuously draws the lower value of current used to maintain the gate voltage for the selected state.
An internal charge pump utilizes an external "boost" capacitor connected between \(\mathrm{V}_{\text {BOOST }}\) and the source of the external MOSFET. (Refer to typical application.) The boost capacitor stores charge when the MOSFET is off. As the MOSFET turns on, its source to ground voltage increases and is added to the voltage across the capacitor, raising the \(\mathrm{V}_{\text {BOOST }}\) pin voltage. The boost capacitor charge is directed through the GATE pin to quickly charge the MOSFET's gate to 16 V maximum above \(\mathrm{V}_{\mathrm{DD}}\). The internal charge pump maintains the gate voltage.

An internal zener diode protects the external MOSFET by limiting the gate to source voltage.

\section*{Sense Inputs}

The MIC5021's 50 mV (nominal) trip voltage is created by internal current sources that force approximately \(5 \mu \mathrm{~A}\) out of SENSE + and approximately \(15 \mu \mathrm{~A}\) (at trip) out of SENSE When SENSE - is 50 mV or more below SENSE +, SENSE steals base current from an internal drive transistor shutting off the external MOSFET.

\section*{Overcurrent Limiting}

Current source \(I_{1}\) charges \(\mathrm{C}_{\text {INT }}\) upon power up. An optional external capacitor connected to \(\mathrm{C}_{\mathrm{T}}\) is kept discharged through a MOSFET Q1.
A fault condition (> 50 mV from SENSE + to SENSE -) causes the overcurrent comparator to enable current sink \(\left.2\right|_{1}\) which overcomes current source \(\mathrm{I}_{1}\) to discharge \(\mathrm{C}_{\mathrm{INT}}\) in a short time. When \(\mathrm{C}_{\text {INT }}\) is discharged, the INPUT is disabled, which turns off the gate output, and \(\mathrm{C}_{\mathrm{INT}}\) and \(\mathrm{C}_{\mathrm{T}}\) are ready to be charged. When the gate output turns the MOSFET off, the overcurrent signal is removed from the sense inputs which deactivates current sink \(21_{1}\). This allows \(\mathrm{C}_{\mathrm{INT}}\) and the optional capacitor connected to \(\mathrm{C}_{\mathrm{T}}\) to recharge. A Schmitt trigger delays the retry while the capacitor(s) recharge. Retry delay is increased by connecting a capacitor to \(\mathrm{C}_{\mathrm{T}}\) (optional).
The retry cycle will continue until the fault is removed or the input is changed to TTL low.
If \(\mathrm{C}_{\mathrm{T}}\) is connected to ground, the circuit will not retry upon a fault condition.

\section*{Applications Information}

The MIC5021 MOSFET driver is intended for high-side switching applications where overcurrent limiting and high speed are required. The MIC5021 can control MOSFETs that switch voltages up to 36 V .

\section*{High-Side Switch Circuit Advantages}

High-side switching allows more of the load related components and wiring to remain near ground potential when compared to low-side switching. This reduces the chances of short-to-ground accidents or failures.

\section*{Speed Advantage}

The MIC5021 is about two orders of magnitude faster than the low cost MIC5014 making it suitable for high-frequency high-efficiency circuit operation in PWM (pulse width modulation) designs used for motor control, SMPS (switch mode power supply) and heating element control.
Switched loads (on/off) benefit from the MIC5021's fast switching times by allowing use of MOSFETs with smaller safe operating areas. (Larger MOSFETs are often required when using slower drivers.)

\section*{Supply Voltage}

The MIC5021's supply input ( \(\mathrm{V}_{\mathrm{DD}}\) ) is rated up to 36 V . The supply voltage must be equal to or greater than the voltage applied to the drain of the external N-channel MOSFET.
A 16 V minimum supply is recommended to produce continuous on-state, gate drive voltage for standard MOSFETs (10V nominal gate enhancement).
When the driver is powered from a 12 V to 16 V supply, a logiclevel MOSFET is recommended ( 5 V nominal gate enhancement).
PWM operation may produce satisfactory gate enhancement at lower supply voltages. This occurs when fast switching repetition makes the boost capacitor a more significant voltage supply than the internal charge pump.

\section*{Logic-Level MOSFET Precautions}

Logic-level MOSFETs have lower maximum gate-to-source voltage ratings (typically \(\pm 10 \mathrm{~V}\) ) than standard MOSFETs (typically \(\pm 20 \mathrm{~V}\) ). When an external MOSFET is turned on, the doubling effect of the boost capacitor can cause the gate-tosource voltage to momentarily exceed 10V. Internal zener diodes clamp this voltage to 16 V maximum which is too high for logic-level MOSFETs. To protect logic-level MOSFETs, connect a zener diode ( \(5 \mathrm{~V} \leq \mathrm{V}_{\text {Zener }}<10 \mathrm{~V}\) ) from gate to source.

\section*{Overcurrent Limiting}

A 50 mV comparator is provided for current sensing. The low level trip point minimizes \(I^{2} R\) losses when a power resistor is used for current sensing.
The adjustable retry feature can be used to handle loads with high initial currents, such as lamps or heating elements, and can be adjusted from the \(\mathrm{C}_{\mathrm{T}}\) connection.
\(\mathrm{C}_{\mathrm{T}}\) to ground maintains gate drive shutdown following an overcurrent condition.
\(\mathrm{C}_{T}\) open, or a capacitor to ground, causes automatic retry. The default duty cycle ( \(\mathrm{C}_{\mathrm{T}}\) open) is approximately \(20 \%\). Refer to the electrical characteristics when selecting a capacitor for reduced duty cycle.
\(\mathrm{C}_{\mathrm{T}}\) through a pull-up resistor to \(\mathrm{V}_{\mathrm{DD}}\) increases the duty cycle. Increasing the duty cycle increases the power dissipation in the load and MOSFET under a "fault" condition. Circuits may become unstable at a duty cycle of about \(75 \%\) or higher, depending on conditions. Caution: The MIC5021 may be damaged if the voltage applied to \(C_{T}\) exceeds the absolute maximum voltage rating.

\section*{Boost Capacitor Selection}

The boost capacitor value will vary depending on the supply voltage range.


Figure 1. 12V to 20V Configuration

A \(0.01 \mu \mathrm{~F}\) boost capacitor is recommended for best performance in the 12 V to 20 V range. Refer to figure 1. Larger capacitors may damage the MIC5021.


Figure 2. 12V to 36 V Configuration
If the full 12 V to 36 V voltage range is required, the boost capacitor value must be reduced to 2.7 nF . Refer to Figure 2. The recommended configuration for the 20 V to 36 V range is to place the capacitor is placed between \(\mathrm{V}_{\mathrm{DD}}\) and \(\mathrm{V}_{\text {BOOST }}\) as shown in Figure 3.


Figure 3. Preferred 20V to 36V Configuration
Do not use both boost capacitor between \(\mathrm{V}_{\text {BOOSt }}\) and the MOSFET source and \(V_{\text {BOOST }}\) and \(V_{D D}\) at the same time.

\section*{Current Sense Resistors}

Lead length can be significant when using low value (<1 ) resistors for current sensing. Errors caused by lead length can be avoided by using four-teminal current sensing resistors. Four-terminal resistors are available from several manufacturers.

\section*{Circuits Without Current Sensing}


Figure 4a. Connecting Sense to Source


Figure 4b. Connecting Sense to Supply
Current sensing may be omitted by connecting the SENSE + and SENSE - pins to the source of the MOSFET or to the supply. Connecting the SENSE pins to the supply is preferred for inductive loads. Do not connect the SENSE pins to ground.

\section*{Inductive Load Precautions}

Circuits controlling inductive loads, such as solenoids (Figure 5) and motors, require precautions when controlled by the MIC5021. Wire wound resistors, which are sometimes used to simulate other loads, can also show significant inductive properties.
An inductive load releases stored energy when its current flow is interrupted (when the MOSFET is switched off). The voltage across the inductor reverses and the inductor attempts to force current flow. Since the circuit appears open (the MOSFET appears as a very high resistance) a very large negative voltage occurs across the inductor.

\section*{Limiting Inductive Spikes}

The voltage across the inductor can be limited by connecting a Schottky diode across the load. The diode is forward biased only when the load is switched off. The Schottky diode clamps negative transients to a few volts. This protects the MOSFET from drain-to-source breakdown and prevents the transient from damaging the charge pump by way of the boost capacitor. Also see Sense Pin Considerations below.

The diode should have a peak forward current rating greater than the load current. This is because the current through the diode is the same as the load current at the instant the MOSFET is turned off.


Figure 5. Solenoid Driver with Current Sensing

\section*{Sense Pin Considerations}

The sense pins of the MIC5021 are sensitive to negative voltages. Forcing the sense pins much below -0.5 V effectively reverses the supply voltage on portions of the driver resulting in unpredictable operation or damage.


Figure 6. Inductive Load Turnoff
Figure 6 shows current flowing out of the sense leads of an MIC5021 during a negative transient (inductive kick). Internal Schottky diodes attempt to limit the negative transient by maintaining a low forward drop.
Although the internal Schottky diodes can protect the driver in low-current resistive applications, they are inadequate for inductive loads or the lead inductance in high-current resistive loads. Because of their small size, the diodes' forward voltage drop quickly exceeds 0.5 V as current increases.

\section*{External Protection}

Resistors placed in series with each SENSE connection limit the current drawn from the internal Schottky diodes during a negative transient. This minimizes the forward drop across the diodes.


Figure 7. Resistor Voltage Drop
During normal operation, sensing current from the sense pins is unequal ( \(5 \mu \mathrm{~A}\) and \(15 \mu \mathrm{~A}\) ). The internal Schottky diodes are reverse biased and have no effect. To avoid skewing the trip voltage, the current limiting resistors must drop equal voltages at the trip point currents. See Figure 7. To minimize resistor tolerance error, use a voltage drop lower than the trip voltage of 50 mV . 5 mV is suggested.
External Schottky diodes are also recommended. See D2 and D3 in Figure 8. The external diodes clamp negative transients better than the internal diodes because their larger size minimizes the forward voltage drop at higher currents.


Figure 8. Protection from Inductive Kick

\section*{High-Side Sensing}

Sensing the current on the high side of the MOSFET isolates the SENSE pins from the inductive spike.


Figure 9. High Side Sensing

\section*{Lamp Driver Application}

Incandescent lamps have a high inrush current (low resistance) when turned on. The MIC5021 can perform a "soft start" by pulsing the MOSFET (overcurrent condition) until the filament is warm and its current decreases (resistance increases). The sense resistor value is selected so the voltage drop across the sense resistor decreases below the sense threshold ( 50 mV ) as the filament becomes warm. The FET is no longer pulsed and the lamp turns completely on.


Figure 10. Lamp Driver with Current Sensing
A lamp may not fully turn on if the filament does not heat up adequately. Changing the duty cycle, sense resistor, or both to match the filament characteristics can correct the problem.
Soft start can be demonstrated using a \#1157 dual filament automotive lamp. The value of \(R_{S}\) shown in Figure 10 allows for soft start of the higher-resistance filament (measures approx. \(2.1 \Omega\) cold or \(21 \Omega\) hot).

\section*{Remote Overcurrent Limiting Reset}

In circuit breaker applications where the MIC5021 maintains an off condition after an overcurrent condition is sensed, the \(\mathrm{C}_{\mathrm{T}}\) pin can be used to reset the MIC5021.


Figure 11. Remote Control Circuit
Switching Q1 on pulls \(\mathrm{C}_{\mathrm{T}}\) low which keeps the MIC5021 GATE output off when an overcurrent is sensed. Switching Q1 off causes \(\mathrm{C}_{\mathrm{T}}\) to appear open. The MIC5021 retries in about \(20 \mu \mathrm{~s}\) and continues to retry until the overcurrent condition is removed.
For demonstration purposes, a \(680 \Omega\) load resistor and \(3 \Omega\) sense resistor will produce an overcurrent condition when the load's supply \((\mathrm{V}+)\) is approximately 12 V or greater.

\section*{Low-Temperature Operation}

As the temperature of the MIC5021AJB (extended temperature range version) approaches \(-55^{\circ} \mathrm{C}\), the driver's off-state, gate-output offset from ground increases. If the operating environment of the MIC5021AJB includes low temperatures ( \(-40^{\circ} \mathrm{C}\) to \(-55^{\circ} \mathrm{C}\) ), add an external \(2.2 \mathrm{M} \Omega\) resistor as shown in Figures 12a or 12b. This assures that the driver's gate-tosource voltage is far below the external MOSFET's gate threshold voltage, forcing the MOSFET fully off.


Figure 12a. Gate-to-Source Pull Down

The gate-to-source configuration (refer to Figure 12a) is appropriate for resistive and inductive loads. This also causes the smallest decrease in gate output voltage.


Figure 12b. Gate-to-Ground Pull Down
The gate-to-ground configuration (refer to Figure 12b) is appropriate for resistive, inductive, or capacitive loads. This configuration will decrease the gate output voltage slightly more than the circuit shown in Figure 12a.

\section*{General Description}

The MIC5022 half-bridge MOSFET driver is designed to operate at frequencies up to \(100 \mathrm{kHz}(5 \mathrm{kHz}\) PWM for \(2 \%\) to \(100 \%\) duty cycle) and is an ideal choice for high speed applications such as motor control and SMPS (switch mode power supplies).
A rising or falling edge on the input results in a current source pulse or sink pulse on the gate outputs. This output current pulse can turn on a 2000 pF MOSFET in approximately \(1 \mu \mathrm{~s}\). The MIC5022 then supplies a limited current ( \(<2 \mathrm{~mA}\) ), if necessary, to maintain the output states.
Two overcurrent comparators with nominal trip voltages of 50 mV make the MIC5022 ideal for use with current sensing MOSFETs. External low value resistors may be used instead of sensing MOSFETs for more precise overcurrent control. Optional external capacitors placed on the \(\mathrm{C}_{T H}\) and \(\mathrm{C}_{T L}\) pins may be used to individually control the current shutdown duty cycles from approximately \(20 \%\) to \(<1 \%\). Duty cycles from \(20 \%\) to about \(75 \%\) are possible with individual pull-up resistors from \(C_{T L}\) and \(C_{T H}\) to \(V_{D D}\). An open collector output provides a fault indication when either sense input is tripped.
The MIC5022 is available in 16-pin surface mount and 14-pin plastic DIP and Ceramic DIP packages.
Other members of the MIC502x family include the MIC5020 low-side driver and the MIC5021 high-side driver.

\section*{Features}
- 12 V to 36 V operation
- 600ns rise time into 1000pF (high side)
- TTL compatible input with internal pull-down resistor
- Outputs interlocked to prevent cross conduction
- TTL compatible enable
- Fault output indication
- Individual overcurrent limits
- Gate protection
- Internal charge pump (high-side)
- Current source drive scheme reduces EMI

\section*{Applications}
- Motor control
- Switch-mode power supplies

\section*{Ordering Information}
\begin{tabular}{|l|c|c|}
\hline Part Number & Temperature Range & Package \\
\hline MIC5022AJB & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & 14-pin CerDIP \\
\hline MIC5022BWM & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & 16 -pin Wide SOIC \\
\hline MIC5022BN & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & 14 -pin Plastic DIP \\
\hline
\end{tabular}
* AJB indicates units screened to MIL-STD 883, Method 5004, condition \(B\), and burned-in for 1 -week.

\section*{Typical Application}


DC Motor Control Application

\section*{Pin Configuration}


DIP Packages
( \(\mathrm{N}, \mathrm{J}\) )


\section*{SOIC Package \\ (WM)}

\section*{Pin Description}
\begin{tabular}{|c|c|c|c|}
\hline DIP Pin No. & SOIC Pin No. & Pin Name & Pin Function \\
\hline 1 & 1 & \(\mathrm{V}_{\mathrm{DD}}\) & Supply: +12 V to +36 V . Decouple with \(\geq 10 \mu \mathrm{~F}\) capacitor. \\
\hline 2 & 3 & Input & TTL Compatible Input: Logic high turns the high-side external MOSFET on and the low-side external MOSFET off. Logic low turns the high-side external MOSFET off and the low-side external MOSFET on. An internal pull-down returns an open pin to logic low. \\
\hline 3 & 4 & \(\overline{\text { Fault }}\) & When either sense voltage exceeds threshold, open collector output is open circuit for \(5 \mu \mathrm{~s}\left(\mathrm{t}_{\mathrm{G}(\mathrm{ON})}\right)\), then pulled low for \(\mathrm{t}_{\mathrm{G}(\mathrm{OFF})} \cdot \mathrm{t}_{\mathrm{G}(\mathrm{OFF})}\) is adjustable from \(\mathrm{C}_{\mathrm{T}}\). \\
\hline 4 & 5 & \(\mathrm{C}_{\text {TH }}\) & \begin{tabular}{l}
Retry Trimming Capacitor, High Side: Controls the off time ( \(\mathrm{t}_{\mathrm{G}(\mathrm{OFF})}\) ) of the overcurrent retry cycle. (Duty cycle adjustment.) \\
- Open = approx. \(20 \%\) duty cycle. \\
- Capacitor to Ground = approx. \(20 \%\) to \(<1 \%\) duty cycle. \\
- Pullup resistor = approx. \(20 \%\) to approx. \(75 \%\) duty cycle. \\
- Ground = maintained shutdown upon overcurrent condition.
\end{tabular} \\
\hline 5 & 6 & \(\overline{\text { Enable }}\) & Output Enable: Disables operation of the output drivers; active high. An internal pull-down returns an open pin to logic low. \\
\hline 6 & 7 & \(\mathrm{C}_{\text {TL }}\) & Retry Trimming Capacitor, Low Side: Same function as \(\mathrm{C}_{\text {TH }}\). \\
\hline 7 & 8 & Gnd & Circuit Ground \\
\hline 8 & 8 & Sense L + & Current Sense Comparator (+) Input, Low Side: Connect to source of lowside MOSFET. A built-in offset (nominal 50 mV ) in conjunction with \(\mathrm{R}_{\text {SENSE }}\) sets the load overcurrent trip point. \\
\hline 9 & 10 & Sense L- & Current Sense Comparator (-) Input, Low Side: Connect to the negative side of the low-side sense resistor. \\
\hline 10 & 11 & Gate L & Gate Drive, Low Side: Drives the gate of an external power MOSFET. Also limits \(\mathrm{V}_{\mathrm{GS}}\) to 15 V max. to prevent Gate to Source damage. Will sink and source current. \\
\hline 11 & 12 & Sense H + & Current Sense Comparator (+) Input, High Side: Connect to source of highside MOSFET. A built-in offset (nominal 50 mV ) in conjunction with \(\mathrm{R}_{\text {SENSE }}\) sets the load overcurrent trip point. \\
\hline 12 & 13 & Source H- & Current Sense Comparator (-) Input, High Side: Connect to the negative side of the high-side sense resistor. \\
\hline 13 & 14 & Gate H & Gate Drive, High Side: Drives the gate of an external power MOSFET. Also limits \(\mathrm{V}_{\mathrm{GS}}\) to 15 V max. to prevent Gate to Source damage. Will sink and source current. \\
\hline 14 & 15 & \(\mathrm{V}_{\text {BOOST }}\) & Charge Pump Boost Capacitor: A bootstrap capacitor from \(\mathrm{V}_{\text {BOOST }}\) to the MOSFET source pin supplies charge to quickly enhance the external MOSFET's gate . \\
\hline
\end{tabular}

\section*{Block Diagram}


\section*{Absolute Maximum Ratings}
Supply Voltage ( \(\mathrm{V}_{\mathrm{DD}}\) ) ................................................. 40 V
Input Voltage ................................................. 0.5 V to 15 V
Sense Differential Voltage ......................................... \(\pm 6.5 \mathrm{~V}\)
Sense + or Sense - to Gnd ......................... -0.5 V to +36 V
Fault Voltage \(\qquad\)
Current into Fault \(+36 \mathrm{~V}\)
Timer Voltage \(\left(\mathrm{C}_{\mathrm{T}}\right)\) 50 mA
\(\mathrm{V}_{\text {BOOST }}\) Capacitor ......................................................... \(0.01 \mu \mathrm{~F}\) \(+5.5 \mathrm{~V}\)

\section*{Operating Ratings}

Supply Voltage ( \(\mathrm{V}_{\mathrm{DD}}\) ) ................................... +12 V to +36 V
Temperature Range
\(\qquad\)
SOIC .................................................... \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) PDIP ..................................................... \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)

\section*{Electrical Characteristics}
\(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\), Gnd \(=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=12 \mathrm{~V}\), Gate \(\mathrm{C}_{\mathrm{L}}=1500 \mathrm{pF}\) (IRF540 MOSFET) unless otherwise specificed
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Symbol & Parameter & Condition & Min & Typ & Max & Units \\
\hline & \multirow[t]{4}{*}{D.C. Supply Current} & \(\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}\), Input \(=0 \mathrm{~V}\) & & 2.5 & 5 & mA \\
\hline & & \(\mathrm{V}_{\mathrm{DD}}=36 \mathrm{~V}\), Input \(=0 \mathrm{~V}\) & & 6.0 & 10 & mA \\
\hline & & \(\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}\), Input \(=5 \mathrm{~V}\) & & 2.4 & 5 & mA \\
\hline & & \(\mathrm{V}_{\mathrm{DD}}=36 \mathrm{~V}\), Input \(=5 \mathrm{~V}\) & & 3.0 & 25 & mA \\
\hline & Input Threshold & & 0.8 & 1.4 & 2.0 & V \\
\hline & Input Hysteresis & & & 0.1 & & V \\
\hline & Input Pull-Down Current & Input \(=5 \mathrm{~V}\) & 10 & 20 & 40 & \(\mu \mathrm{A}\) \\
\hline & Enable Threshold & & 0.8 & 1.4 & 2.0 & V \\
\hline & Enable Hysteresis & & & 0.1 & & V \\
\hline & Fault Output Saturation Voltage & Fault Current \(=1.6 \mathrm{~mA}\) Note 1 & & 0.15 & 0.4 & V \\
\hline & Fault Output Leakage & Fault \(=36 \mathrm{~V}\) & -1 & 0.01 & +1 & \(\mu \mathrm{A}\) \\
\hline & Current Limit Thresh., Low-Side & Note 2 & 30 & 50 & 70 & mV \\
\hline & Current Limit Thresh., High-Side & Note 2 & 30 & 50 & 70 & mV \\
\hline & Gate On Voltage, High-Side & \(\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}\), Note 3 & 16 & 18 & 21 & V \\
\hline & & \(\mathrm{V}_{\mathrm{DD}}=36 \mathrm{~V}\), Note 3 & 46 & 49 & 52 & V \\
\hline & Gate On Voltage, Low-Side & \(\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}\), Note 3 & 10 & 11 & & V \\
\hline & & \(\mathrm{V}_{\mathrm{DD}}=36 \mathrm{~V}\), Note 3 & 14 & 15 & 18 & V \\
\hline \(\mathrm{t}_{\mathrm{G}(\mathrm{ON})}\) & Gate On Time, Fixed & Sense Differential > 70mV & 2 & 5 & 10 & \(\mu \mathrm{s}\) \\
\hline \(\mathrm{t}_{\mathrm{G} \text { (OFF) }}\) & Gate Off Time, Adjustable & Sense Differential > 70mV, \(\mathrm{C}_{\mathrm{T}}=0 \mathrm{pF}\) & 10 & 20 & 50 & \(\mu \mathrm{S}\) \\
\hline \(\mathrm{t}_{\text {DLH }}\) & Gate Turn-On Delay, High-Side & Note 4 & & 1.4 & 2.0 & \(\mu \mathrm{s}\) \\
\hline \(\mathrm{t}_{\mathrm{R}}\) & Gate Rise Time, High-Side & Note 5 & & 0.8 & 1.5 & \(\mu \mathrm{S}\) \\
\hline \(\mathrm{t}_{\text {DHL }}\) & Gate Turn-Off Delay, High-Side & Note 6 & & 1.2 & 2.0 & \(\mu \mathrm{s}\) \\
\hline \(\mathrm{t}_{\mathrm{F}}\) & Gate Fall Time, High-Side & Note 7 & & 0.6 & 1.5 & \(\mu \mathrm{s}\) \\
\hline \({ }^{\text {DLH }}\) & Gate Turn-On Delay, Low-Side & Note 4 & & 1.7 & 2.5 & \(\mu \mathrm{s}\) \\
\hline \(\mathrm{t}_{\mathrm{R}}\) & Gate Rise Time, Low-Side & Note 8 & & 0.7 & 1.5 & \(\mu \mathrm{s}\) \\
\hline \({ }^{\text {D }}\) ( \({ }^{\text {chL }}\) & Gate Turn-Off Delay, Low-Side & Note 9 & & 0.5 & 1.0 & \(\mu \mathrm{S}\) \\
\hline \(\mathrm{t}_{\text {F }}\) & Gate Fall Time, Low-Side & Note 10 & & 1.0 & 1.5 & \(\mu \mathrm{s}\) \\
\hline
\end{tabular}

Note 1 Voltage remains low for time affected by \(\mathrm{C}_{\mathrm{T}}\).
Note 2 When using sense MOSFETs, it is recommended that \(R_{\text {SENSE }}<50 \Omega\). Higher values may affect the sense MOSFET's current transfer ratio.
Note 3 DC measurement.
Note 4 Input switched from 0.8 V (TTL low) to 2.0V (TTL high), time for Gate transition from 0 V to 2 V .
Note 5 Input switched from 0.8 V (TTL low) to 2.0 V (TTL high), time for Gate transition from 2 V to 17 V .
Note 6 Input switched from 2.0 V (TTL high) to 0.8 V (TTL low), time for Gate transition from 20 V (Gate on voltage) to 17 V .
Note 7 Input switched from 2.0 V (TTL high) to 0.8 V (TTL low), time for Gate transition from 17 V to 2 V .
Note 8 Input switched from 0.8 V (TTL low) to 2.0 V (TTL high), time for Gate transition from 2 V to 10 V .
Note 9 Input switched from 2.0V (TTL high) to 0.8 V (TTL low), time for Gate transition from 15 V (Gate on voltage) to 10 V .
Note 10 Input switched from 2.0V (TTL high) to 0.8 V (TTL low), time for Gate transition from 10 V to 2 V .

\section*{Typical Characteristics}


Gate Turn-On Delay vs.



Gate Turn-On/Off Delay vs. Gate Capacitance


Overcurrent Retry Duty Cycle vs. Timing Capacitance



Gate Turn-On/Off Delay vs. Gate Capacitance





Timing Diagram 1. Normal Operation


Timing Diagram 2. Overcurrent Fault with Retry


Timing Diagram 3. Overcurrent Fault with Maintained Off

\section*{Functional Description}

Refer to the MIC5022 block diagram.

\section*{Input}

A signal greater than 1.4 V (nominal) applied to the MIC5022 INPUT causes gate enhancement on an external MOSFET connected to GATE H turning the high-side MOSFET on.
At the same time internal logic removes gate enhancement from an external MOSFET connected to GATE L, turning the low-side MOSFET off.
An internal pull-down resistor insures that an open INPUT remains low, keeping the external high-side MOSFET turned off and the low-side MOSFET turned on.

\section*{Enable}

A signal greater than 1.4 V (nominal) applied to the MIC5022 ENABLE keeps both GATE outputs off. An internal pull-down resistor insures that the MIC5022 is enabled if the pin is open.

\section*{Gate Outputs}

Rapid rise and fall times on the GATE output are possible because each input state change triggers a one-shot which activates a high-value current sink \(\left(10 \mathrm{I}_{2}\right)\) for a short time. This draws a high current though a current mirror circuit causing the output transistors to quickly charge or discharge the external FET's gate.
A second current sink continuously draws the lower value of current used to maintain the gate voltage for the selected state.
Internal 15V Zener diodes protect the external high-side and low-side MOSFETs by limiting the gate to source voltage.

\section*{Charge Pump (High-Side)}

An internal charge pump utilizes an external "boost" capacitor connected between \(\mathrm{V}_{\text {BOOST }}\) and the source of the external FET (refer to Typical Application). The boost capacitor stores charge when the FET is off. As the FET begins to turn on the voltage on the source side of the capacitor increases (be-
cause it is on the high side of the load) raising the \(\mathrm{V}_{\text {BOOST }}\) pin voltage. The boost capacitor charge is directed through the gate pin to quickly charge the FET's gate to 15 V maximum above \(\mathrm{V}_{\mathrm{DD}}\). The internal charge pump maintains the gate voltage by supplying a small current as needed.

\section*{Overcurrent Limiting (High or Low-Side)}

Current source \(\mathrm{I}_{1}\) charges \(\mathrm{C}_{\text {INT }}\) upon power up. An optional external capacitor connected to \(\mathrm{C}_{\mathrm{T}}\) is kept discharged through a FET Q1.
A fault condition ( \(>50 \mathrm{mV}\) from SENSE + to SENSE -) causes the overcurrent comparator to enable current sink \(2 \mathrm{l}_{1}\) which overcomes current source \(I_{1}\) to discharge \(\mathrm{C}_{\mathrm{INT}}\) in about \(5 \mu \mathrm{~s}\) time. When \(\mathrm{C}_{\text {INT }}\) is discharged, the INPUT is disabled, the FAULT output is enabled, and \(\mathrm{C}_{\text {INT }}\) and \(\mathrm{C}_{\mathrm{T}}\) are ready to be charged. Since the INPUT is disabled the GATE output turns off.
When the GATE output turns off the FET, the overcurrent signal is removed from the sense inputs which deactivates current sink \(21_{1}\). This allows \(\mathrm{C}_{\mathbb{I N T}}\) and the optional capacitor connected to \(\mathrm{C}_{\mathrm{T}}\) to recharge. A Schmitt trigger delays the retry while the capacitor(s) recharge. Retry delay is increased by connecting a capacitor connected to \(\mathrm{C}_{\mathrm{T}}\) (optional).
The MIC5022's low-side driver may be used without current sensing by grounding both SENSE + and SENSE - pins. The high-side driver may be used without current sensing by connecting SENSE + and SENSE - to the source of the external high-side MOSFET.

\section*{Fault Output}

The FAULT output is an open collector transistor. FAULT is active at approximately the same time the output is disabled by a fault condition ( \(5 \mu \mathrm{~s}\) after an overcurrent condition is sensed). The FAULT output is open circuit (off) during each successive retry ( \(5 \mu \mathrm{~s}\) ).

\section*{Typical Full-Bridge Application}


Figure 1. Basic Full-Bridge Circuit

\section*{Applications Information}

The MIC5022 MOSFET driver is designed for half-bridge switching applications where overcurrent limiting and high speed are required. The MIC5022 can control MOSFETs that switch voltages up to 36 V .
The MIC5022 functionally includes the MIC5020 and MIC5021 with additional circuitry to coordinate the operation of the high and low-side drivers. Since most output considerations are similar, refer to the MIC5020 and MIC5021 data sheets for additional applications information.

\section*{Supply Voltage}

The MIC5022's supply input ( \(\mathrm{V}_{\mathrm{DD}}\) ) is rated up to 36 V . The supply voltage must be equal to or greater than the voltage applied to the drain of the external N -channel MOSFET.
A 16 V minimum supply is recommended to produce continuous on-state, gate drive voltage for standard MOSFETs (10V nominal gate enhancement).
When the driver is powered from a 12 V to 16 V supply, a logiclevel MOSFET is recommended (5V nominal gate enhancement).
PWM operation may produce satisfactory gate enhancement at lower supply voltages. This occurs when fast switching repetition makes the boost capacitor a more significant voltage supply than the internal charge pump.

\section*{Overcurrent Limiting}

Separate high and low-side 50 mV comparators are provided for current sensing. The low level trip point minimizes \(I^{2} R\) losses when a power resistor is used for current sensing.
The adjustable retry feature can be used to handle loads with high initial currents, such as lamps or heating elements, and can be adjusted from the \(\mathrm{C}_{\mathrm{T}}\) connection.
\(\mathrm{C}_{\mathrm{T}}\) to ground causes maintained gate drive shutdown following an overcurrent condition.
\(\mathrm{C}_{T}\) open, or a capacitor to ground, causes automatic retry. The default duty cycle ( \(\mathrm{C}_{\mathrm{T}}\) open) is approximately \(20 \%\) (the high side is slightly greater than the low side). Refer to the typical characteristics when selecting a capacitor for a reduced duty cycle.
\(\mathrm{C}_{\mathrm{T}}\) through a pull-up resistor to \(\mathrm{V}_{\mathrm{DD}}\) increases the duty cycle. Increasing the duty cycle increases the power dissipation in the load and MOSFET under a "fault" condition. Circuits may become unstable at a duty cycle of about \(75 \%\) or higher, depending on conditions. Caution: The MIC5022 may be damaged if the voltage applied to \(C_{T}\) exceeds the absolute maximum voltage rating.

\section*{Boost Capacitor Selection}

For 12 V to 20 V operation, the boost capacitor should be \(0.01 \mu \mathrm{~F}\); and for 12 V to 36 V operation, the boost capacitor should be 2.7 nF ; both connected between \(\mathrm{V}_{\text {BOOST }}\) and the MOSFET source. The preferred configuration for 20 V to 36 V operation is a \(0.1 \mu \mathrm{~F}\) capacitor connected between \(\mathrm{V}_{\text {BOOST }}\) and \(\mathrm{V}_{\mathrm{DD}}\). Refer to the MIC5021 data sheet for examples.
Do not connect capacitors between \(\mathrm{V}_{\text {BOOST }}\) and the MOSFET source and between \(\mathrm{V}_{\text {BOOST }}\) and \(\mathrm{V}_{\mathrm{DD}}\) at the same time. Larger capacitors than specified may damage the MIC5022.

\section*{Circuits Without Current Sensing}

Current sensing may be omitted by connecting the high-side SENSE + and SENSE - pins to the source of the MOSFET or the supply and the low-side SENSE + and SENSE - pins to ground. Do not connect the high-side sense pins to ground.

\section*{Inductive Load Precautions}

Circuits controlling inductive loads require precautions when controlled by the MIC5022. Wire wound resistors, which are sometimes used to simulate other loads, can also show significant inductive properties.

\section*{Sense Pin Considerations}

The sense pins of the MIC5022 are sensitive to negative voltages. If a voltage spike is too negative (below approximately -0.5 V ), current will be drawn from functional sections of the IC resulting in unpredictable circuit behavior or damage. Resistors and Schottky diodes may be used to protect the sense pins from the negative spikes. Refer to the MIC5021 data sheet for details.

\section*{High-Side Sensing}

For the high-side driver, sensing the current on the supply side of the high-side MOSFET locates the SENSE pins away from the inductive spike. Refer to the MIC5021 data sheet for details.

\section*{Low-Temperature Operation}

As the temperature of the MIC5022AJB (extended temperature range version) approaches \(-55^{\circ} \mathrm{C}\), the driver's off-state, gate-output offset from ground increases. If the operating environment of the MIC5022AJB includes low temperatures \(\left(-40^{\circ} \mathrm{C}\right.\) to \(-55^{\circ} \mathrm{C}\) ), add an external \(2.2 \mathrm{M} \Omega\) resistor from gate-to-source or from gate-to-ground. This assures that the driver's gate-to-source voltage is far below the external MOSFET's gate threshold voltage, forcing the MOSFET fully off. Refer to the MIC5020 and MIC5021 data sheets for examples.
The gate-to-source configuration is appropriate for resistive and inductive loads. This also causes the smallest decrease in gate output voltage.
The gate-to-ground configuration is appropriate for resistive, inductive, or capacitive loads. This configuration will decrease the gate output voltage slightly more than the gate-tosource configuration.

\section*{Full-Bridge Motor Control}

An application for two MIC5022s is the full-bridge motor control circuit.
Two high or two low-side sense inputs may be used for overcurrent detection. (Low-side sensing is shown in Figure 2). Sensing at four locations is usually unnecessary.
When switching inductive loads, such as motors, it is desirable to place the high-side sense inputs on the supply side of the MOSFETs. The helps prevent the inductive spikes that occur upon load shutoff from affecting the sense inputs.


Figure 2. Full-Bridge Motor Control Application

\section*{Synchronous Rectifier Converter}

The MIC5022 can be part of a synchronous rectifier in SMPS (switch mode power supply) applications.
This circuit uses the MIC38C43 SMPS controller IC to switch a pass transistor (Q1) and a "synchronous rectifier" transistor (Q2) using the MIC5022.
The MIC38C43 controller switches the transistors at 50 kHz . Output regulation is maintained using PWM. When the pass transistor is on, the synchronous rectifier is off and current is
forced through the inductor to the output capacitor and load. When the pass transistor is switched off, the synchronous rectifier is switched on allowing current to continue to flow as the inductor returns stored energy.
The synchronous rectifier MOSFET has a lower voltage drop than the forward voltage drop across a Schottky diode. This increases converter efficiency which extends battery life in portable equipment.


Figure 3. 50kHz Synchronous Rectifier Converter

MIC5031

High-Speed High-Side MOSFET Driver

\section*{General Description}

The MIC5031 MOSFET driver is designed to switch an N -channel enhancement-type MOSFET from a TTL control signal in a high-side switch application. The MIC5031 provides overcurrent protection, can accommodate loads with high-inrush current, and is designed to survive automotive power disturbances. This driver is suitable for up to 30 kHz PWM operation with \(0 \%\) to \(100 \%\) duty cycle.
The MIC5031 is powered by the +4.5 V to +30 V load voltage. An external bootstrap capacitor and internal charge pump drive the gate output higher than the supply voltage. The bootstrap capacitor provides speed, while the charge pump can sustain the high gate output voltage continuously.
The MIC5031 features a resistor programmable overcurrent shutdown (circuit breaker) function that monitors the voltage drop across the external MOSFET. A capacitor programmable shutdown delay allows a high-inrush current load to be energized without causing undesired shutdown. An openload detection feature is included and can be used by adding an external high-value resistor.
The MIC5031 is protected against automotive load dump and reverse battery conditions. The driver is also protected from excessive power dissipation by an internal overtemperature shutdown circuit.
An open-collector fault flag output indicates overcurrent, overtemperature, or open-load fault conditions.

\section*{Features}
- +4.5V to +30 V operation
- Fast gate drive
(rise time \(=70 \mathrm{~ns}\), fall time \(=50 \mathrm{~ns}\), with 1000 pF load and 5 V supply)
- Overcurrent detection across MOSFET
- Overcurrent shutdown delay
- Charge pump for high-side dc applications
- TTL compatible input
- Overtemperature shutdown
- Automotive load dump protection
- Reverse battery protection
- Open-collector fault flag
- Near zero-current disable state

\section*{Applications}
- Automotive power switch
- Automotive PWM control
- Circuit breaker
- PWM circuits

\section*{Ordering Information}
\begin{tabular}{|l|c|c|}
\hline Part Number & Temperature Range & Package \\
\hline MIC5031BM & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & 16-lead SOIC \\
\hline
\end{tabular}

\section*{Typical Application}

* Sets Overcurrent Trip to MOSFET V \({ }_{\text {DS }} \approx 102 \mathrm{mV}\)
+ Optional Resistor for Open-Load Detection
¥ Optional Capacitor for Overcurrent Delay
§ Optional Resistor and Capacitor for Power-up Sequence
High-Side Power Switch and Circuit Breaker

\section*{Pin Configuration}


\section*{16-lead SOIC (M)}

\section*{Pin Description}
\begin{tabular}{|c|c|c|}
\hline Pin Number & Pin Name & Pin Function \\
\hline 1 & FLG & Fault Flag: (Output): Open-collector output sinks current upon overcurrent, open-load, or overtemperature detection. 10 mA maximum load. \\
\hline 2 & DLY & Overcurrent Delay Time Capacitor: Optional. Capacitor to ground delays activation of overcurrent shutdown. \\
\hline 3 & CTL & Control (Input): TTL compatible on/off control input. Logic high drives the gate output above the supply voltage. Logic low forces the gate output near ground. Logic low also resets the overcurrent fault latch. \\
\hline 4 & EN & Enable (Input): CMOS compatible input. Logic high enables the charge pump. Logic low disables the charge pump and draws near zero supply current. \\
\hline 5 & GND & Ground: Power return. \\
\hline 6 & CS & Internal Supply Storage Capacitor: \(10 \mu \mathrm{~F}\) external capacitor to GND. Provides additional current to internal circuitry during switching transitions. \\
\hline 7 & VDD & Supply (Input): +4.5 V to +30 V supply. \\
\hline 8 & CP1- & Charge Pump Capacitor \#1: Refer to CP1+. \\
\hline 9 & CP2- & Charge Pump Capacitor \#2: Refer to CP2+. \\
\hline 10 & CP1+ & Charge Pump Capacitor \#1: External \(0.01 \mu \mathrm{~F}\) voltage tripler capacitor. \\
\hline 11 & CP2+ & Charge Pump Capacitor \#2: External \(0.01 \mu \mathrm{~F}\) voltage tripler capacitor. \\
\hline 12 & CB & Bootstrap Capacitor: \(0.1 \mu \mathrm{~F}\) capacitor to source for fastest rise time. \\
\hline 13 & S & Source: Source connection to external MOSFET. \\
\hline 14 & RV & Reference Voltage Resistor: Resistor to VDD provides a reference voltage drop. A voltage drop across the external MOSFET that is greater than the voltage drop across the reference resistor indicates an overcurrent condition. (Refer to applications section) Zero temperature coefficient resistor recommended. \\
\hline 15 & RI & Reference Current Resistor: Resistor to GND sets constant current value through RV resistor (Refer to applications section) and matches temperature compensation of RV resistor. Zero temperature coefficient resistor recommended. \\
\hline 16 & G & Gate (Output) : Gate connection to external MOSFET. \\
\hline
\end{tabular}

\section*{Absolute Maximum Ratings}

Supply Voltage ( \(\mathrm{V}_{\mathrm{DD}}\) ) ................................................ +36 V
Enable Input Voltage ( \(\mathrm{V}_{\mathrm{EN}}\) ) ........................................ 36 V
Control Input Voltage ( \(\mathrm{V}_{\mathrm{CTL}}\) )
\(V_{D D} \leq 15 \mathrm{~V}\) .\(V_{D D}\)

Flag Output Voltage ( \(\mathrm{V}_{\mathrm{FLG}}\) ) \(+36 \mathrm{~V}\)
Reference Voltage Input ( \(\mathrm{V}_{\mathrm{RV}}\) ).................................. +36 V
Junction Temperature ( \(\mathrm{T}_{\mathrm{J}}\) ) \(150^{\circ} \mathrm{C}\)

\section*{Operating Ratings}

Supply Voltage ( \(\mathrm{V}_{\mathrm{DD}}\) ) .................................. +4.5 V to +30 V
Ambient Temperature Range ( \(\mathrm{T}_{\mathrm{A}}\) )
A-temperature range
\(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)
B-temperature range
\(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)
Package Thermal Resistance ( \(\theta_{\mathrm{JA}}\) ) SOIC
\(115^{\circ} \mathrm{C} / \mathrm{W}\)

\section*{Electrical Characteristics}
\(\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V} ; \mathrm{C}_{\mathrm{B}}=0.1 \mu \mathrm{~F}, \mathrm{CP} 1=\mathrm{CP} 2=0.01 \mu \mathrm{~F} ; \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\); unless noted
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Symbol & Parameter & Condition & Min & Typ & Max & Units \\
\hline \multirow[t]{3}{*}{\(\mathrm{I}_{\mathrm{DD}}\)} & \multirow[t]{3}{*}{Supply current} & \(\mathrm{V}_{\mathrm{EN}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CTL}}=0 \mathrm{~V}\) & & 0.3 & 3 & \(\mu \mathrm{A}\) \\
\hline & & \(\mathrm{V}_{\mathrm{EN}}=12 \mathrm{~V}, \mathrm{~V}_{\mathrm{CTL}}=0 \mathrm{~V}\) & & 1.0 & & mA \\
\hline & & \(\mathrm{V}_{\mathrm{EN}}=12 \mathrm{~V}, \mathrm{~V}_{\mathrm{CTL}}=5 \mathrm{~V}\) & & 0.72 & & mA \\
\hline \(\underline{\text { IDR }}\) & Reverse voltage leakage current & \(\mathrm{V}_{\mathrm{DD}}=-12 \mathrm{~V}\) & & -0.2 & -5 & \(\mu \mathrm{A}\) \\
\hline \(\mathrm{V}_{\text {CTL }}\) & Control input voltage threshold & & & 1.55 & & V \\
\hline \(\mathrm{V}_{\text {CTLH }}\) & Control input voltage hysteresis & & 0.2 & 0.5 & 1.0 & V \\
\hline \(\mathrm{I}_{\text {CTL }}\) & Control input current & & & 0.1 & 1 & \(\mu \mathrm{A}\) \\
\hline \(\mathrm{V}_{\text {EN }}\) & Enable input voltage threshold & & & 6 & & V \\
\hline \(\mathrm{IEN}^{\text {en }}\) & Enable input current & & & 0.1 & 1 & \(\mu \mathrm{A}\) \\
\hline \(\mathrm{V}_{\text {IOS }}\) & Overcurrent comparator offset & & & & \(\pm 5\) & mV \\
\hline \(\mathrm{I}_{\text {RV }}\) & Current limit reference current & \(\mathrm{R}_{\mathrm{RI}}=12.0 \mathrm{k}\) & 97 & 100 & 103 & \(\mu \mathrm{A}\) \\
\hline \(\mathrm{t}_{\text {SHDL }}\) & Overcurrent shut down delay & \(\mathrm{C}_{\text {DLY }}=50 \mathrm{pF}\) & & 16 & & \(\mu \mathrm{s}\) \\
\hline \(\mathrm{V}_{\mathrm{G}}\) & Gate drive voltage & \(\mathrm{V}_{\mathrm{EN}}=12 \mathrm{~V}, \mathrm{~V}_{\mathrm{CTL}}=5 \mathrm{~V}\) & & 25 & & V \\
\hline \(\mathrm{t}_{\text {DLR }}\) & Gate turn-on delay & \(\mathrm{V}_{\mathrm{EN}}=12 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=1000 \mathrm{p}\) & & 420 & & ns \\
\hline \(\mathrm{t}_{\mathrm{R}}\) & Gate rise time & \(\mathrm{C}_{\mathrm{L}}=1000 \mathrm{pF}\) & & 90 & & ns \\
\hline \(\mathrm{t}_{\text {DLF }}\) & Gate turnoff delay & \(\mathrm{C}_{\mathrm{L}}=1000 \mathrm{pF}\) & & 300 & & ns \\
\hline \(\mathrm{t}_{\text {F }}\) & Gate fall time & \(\mathrm{C}_{\mathrm{L}}=1000 \mathrm{pF}\) & & 50 & & ns \\
\hline \(\mathrm{V}_{\text {OLTH }}\) & Open-load threshold voltage & \(\mathrm{V}_{\mathrm{EN}}=12 \mathrm{~V}, \mathrm{~V}_{\mathrm{CTL}}=0 \mathrm{~V}\) & & 6.3 & & V \\
\hline \(\mathrm{T}_{\mathrm{OT}}\) & Overtemperature shut down & \(\mathrm{V}_{\mathrm{EN}}=12 \mathrm{~V}, \mathrm{~V}_{\mathrm{CTL}}=5 \mathrm{~V}\) & & 140 & & \({ }^{\circ} \mathrm{C}\) \\
\hline \(\mathrm{T}_{\text {Oth }}\) & Overtemp. shut down hysteresis & \(\mathrm{V}_{\mathrm{EN}}=12 \mathrm{~V}, \mathrm{~V}_{\mathrm{CTL}}=5 \mathrm{~V}\) & 10 & & & \({ }^{\circ} \mathrm{C}\) \\
\hline \({ }^{\mathrm{f}_{\text {CP }}}\) & Charge pump frequency & \(\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}\), Note 1 & & 190 & & kHz \\
\hline \(\mathrm{V}_{\text {FLG }}\) & Flag active voltage & open load error, \(\mathrm{I}_{\text {FLG }}=2 \mathrm{~mA}\) (sink) & & 0.2 & & V \\
\hline
\end{tabular}

General Note: Devices are ESD protected; however, handling precautions are recommended.
Note 1: Oscillator burst mode at \(\mathrm{V}_{\mathrm{DD}} \geq 5.2 \mathrm{~V}\).

\section*{Block Diagram}


MIC5031 with External Components

\section*{Functional Description}

\section*{Refer to "Functional Diagram."}

The MIC5031 is a noninverting device. Applying a CMOS logic high signal to EN (enable input) activates the driver's internal circuitry. Applying a TTL logic high signal to CTL (control input) produces gate drive output. The \(G\) (gate) output is used to turn on an external N -channel MOSFET.

\section*{Control}

CTL (control) is a TTL compatible input. The threshold is approximately 1.4 V , independent of the supply voltage.
The falling edge of a signal applied to CTL also resets the overcurrent lockout latch.

\section*{Enable}

EN (enable) is a CMOS compatible input. EN enables or disables all internal circuitry. The enable threshold is approximately half the supply voltage. The MIC5031 supply current is near zero when the driver is disabled (low). See "Applications Information: Power-Up Sequence."

\section*{Charge Pump}

The charge pump produces a voltage that is higher than the supply voltage. This higher voltage is required to drive the external N-channel MOSFET in high-side switch circuits.
The charge pump consists of an oscillator and a voltage tripler. When the driver is enabled, the charge pump is switched on and off to regulate its output voltage.
External capacitors C1 and C2 are required. The charge pump will not operate without these capacitors.

\section*{Bootstrap Capacitor}

The external bootstrap capacitor is necessary to achieve the fastest gate rise times. The bootstrap capacitor (C3) supplies additional current at a higher voltage to the gate drive regulator as the MOSFET is switched on.
When the MOSFET is off, the gate drive regulator voltage is applied to the boost capacitor. As the MOSFET turns on, the MOSFET source-to-ground voltage increases. The increasing source voltage is added to the voltage across the capacitor for a voltage doubling effect.

\section*{Gate Drive Regulator}

The gate drive regulator manages the voltage from the bootstrap capacitor, the supply, and the charge pump.
The gate drive regulator charges the bootstrap capacitor when the MOSFET is off and limits the voltage from the bootstrap capacitor as the MOSFET is switched on. It also performs skip-mode control by switching the charge pump on and off to regulate the gate drive output voltage.

\section*{Gate Output}

When the MIC5031 is enabled and CTL is high, the gate driver steers regulated voltage to \(G\) (gate output). When CTL is low, the gate driver grounds G. This respectively charges or discharges the external MOSFET's gate, .

\section*{Current Sense}

Refer to the "Voltage Reference (Simplified)" diagram. The MIC5031 detects an overcurrent condition by comparing the voltage drop across the external MOSFET to a reference voltage drop created across R1. If \(\mathrm{V}_{\mathrm{DS}}\) exceeds \(\mathrm{V}_{\mathrm{R} 1}\), a comparator (not shown) shuts off the external MOSFET by way of the current limit delay, lockout latch, and logic.
The bandgap reference, op amp and NPN create a constant voltage ( 1.23 V ) across R 2 . This results in a constant current, \(I_{R 2}\), through R2. Ignoring a small amount of base current, the same current ( \(\mathrm{I}_{\mathrm{R} 2}\) ) flows through R1. R1 is selected to achieve the desired reference voltage drop, \(\mathrm{V}_{\mathrm{R} 1}\). Refer to the applications section for formulas.


An overcurrent condition also activates the fault flag output when the lockout latch is activated.

\section*{Overcurrent-Shutdown Delay}

The overcurrent-shutdown delay circuit permits a delay between overcurrent detection and latch activation for highinrush current loads.
The delay can be increased by adding capacitance from DLY to GND.

\section*{Open-Load Detect}

The open load detect resistor is an external high-value pullup resistor that causes the source voltage of the external MOSFET to increase when the load is missing.
The MIC5031 monitors the S-pin voltage only when the gate driver is off. If the voltage on the S-pin rises above the openload detect threshold, the fault flag is activated.

\section*{Overtemperature Detect}

The overtemperature detect circuit switches the logic to turn the output off at approximately \(140^{\circ} \mathrm{C}\). An overtemperature shutdown condition is restored to normal automatically When the device cools to about \(130^{\circ} \mathrm{C}\left(10^{\circ} \mathrm{C}\right.\) hysteresis).
An overtemperature condition also activates the fault flag output.

\section*{Fault Flag}

FLT (fault flag) is an open-collector NPN transistor. Fault is active (pulls collector near ground) upon overcurrent, openload, or overtemperature.

\section*{Applications Information}

\section*{Power-Up Sequence}

The supply voltage ( \(\mathrm{V}_{\mathrm{DD}}\) ) must be applied to VDD before EN is asserted. If EN is not required for the application, an RC network must be used to delay the voltage rise applied to EN with respect to VDD. See Figure 1.


Figure 1. Enable Application
Refer to "Typical Application" for controlling EN from opencollector or open-drain logic. The 10 k resistor and \(0.01 \mu \mathrm{~F}\) capacitor connected to VDD, GND, and EN keep EN low during power up before the open-collector or open-drain logic becomes active.
The 10 k resistor and \(0.01 \mu \mathrm{~F}\) capacitor can be omitted if EN is held low by the external logic until VDD is powered.

\section*{Overcurrent Detection}

Using the MOSFET manufacturer's data and the maximum allowable load current, determine the maximum drain-tosource voltage drop, \(\mathrm{V}_{\mathrm{DS}}\), that will occur across the external MOSFET in normal operation. This will also be the reference voltage and the overcurrent trip voltage, \(\mathrm{V}_{\mathrm{R} 1}\).
\(\mathrm{V}_{\mathrm{R} 1}=\) maximum \(\mathrm{R}_{\mathrm{DS}(\text { on })} \times\) maximum load current


Figure 2. Resistor Calculations

\section*{Reference Current Resistor}

Resistor R2 sets the reference current. For most applications, a reference current of \(100 \mu \mathrm{~A}\) is suggested.
\[
\mathrm{R} 2=\frac{1.23}{\mathrm{I}_{\mathrm{R} 2}}
\]
where:
\[
\begin{aligned}
& \mathrm{R} 2=\text { reference current resistor }(\Omega) \\
& \mathrm{I}_{\mathrm{R} 2}=\text { reference current }(\mathrm{A})[\mathrm{R} 2=12 \mathrm{k} \Omega \text { for } \\
& \text { approximately } 100 \mu \mathrm{~A}]
\end{aligned}
\]

\section*{Reference Voltage Resistor}

The reference voltage resistor value is calculated from the reference current and the reference voltage (overcurrent drop voltage).
\[
\mathrm{R} 1=\frac{\mathrm{V}_{\mathrm{R} 1}}{\mathrm{I}_{\mathrm{R} 2}}
\]
where:
\[
\begin{aligned}
& \mathrm{R} 1=\text { reference voltage resistor }(\Omega) \\
& \mathrm{V}_{\mathrm{R} 1}=\text { reference voltage }(\mathrm{V}) \text { [see above] } \\
& \mathrm{I}_{\mathrm{R} 2}=\text { reference current }(\mathrm{A}) \text { [see above] }
\end{aligned}
\]

\section*{Overcurrent Delay Capacitor}

For lamp switching applications, the delay capacitor ( \(\mathrm{C}_{\mathrm{DLY}}\) ) may be as high as several microfarads. Lamps often have an inrush current of \(10 \times\) their steady-state operating current. In PWM applications, pay attention to the input frequency vs. the overcurrent delay. They can conflict with each other if not properly planned.

\author{
by Mitchell Lee
}

\section*{Introduction}

Power MOSFETs are often preferred over bipolar transistors as high current switches. In static switching applications the MOSFET takes no drive power, where a bipolar transistor requires a large base current. Bipolar transistors also exhibit inferior SOA when compared to power MOSFETs. In high side switching circuits N -channel MOSFETs are preferred over P-channel devices owing to the lower cost of an N channel device for a given "on" resistance. Unfortunately, Nchannel MOSFETs are not well-suited in high-side switch applications because in order to fully enhance the MOSFET, the gate must be driven to a potential higher than the drain supply. While a separate supply could be used for the gate drive circuitry, this is unnecessary if a charge pump is used to drive the MOSFET's gate.

A simple charge pump voltage doubler is shown in Figure 1. The object is to charge C1 from the supply, and then transfer its charge to C 2 . Since C 2 is referred to \(\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{OUT}}\) will be greater than \(\mathrm{V}_{\mathrm{DD}}\).
The switch is first connected to ground, charging C1 (through D1) to the supply voltage. Next, the switch is toggled to supply. C1 dumps its charge through D2 into C2. If the


Figure 1. Charge Pump Voltage Doubler
process is repeated, C 2 will eventually charge to a potential equal to \(\mathrm{V}_{\mathrm{DD}}\), lifting \(\mathrm{V}_{\mathrm{OUT}}\) to \(2 \times \mathrm{V}_{\mathrm{DD}}\) (neglecting switch and diode losses). If \(\mathrm{V}_{\text {Out }}\) is used to drive the gate of an N -channel MOSFET, the device will be enhanced by an amount equal to \(\mathrm{V}_{\mathrm{DD}}\). A similar technique is employed by the MIC5011 high side MOSFET pre-driver to enhance an N-channel MOSFET without the need for a second supply.

\section*{The MIC5011}

A simplified block diagram of the MIC5011 is shown in Figure 2. The charge pump is configured as a tripler, and operates at a 100 kHz rate. The oscillator is enabled by the control logic to turn the MOSFET on. For supplies greater than 13V the charge pump can develop in excess of 20 V gate drive-more than the average power MOSFET can safely handle. A clamp is included on-chip to limit the gate drive to approximately 12.5 V . Figure 3 shows gate drive as a function of supply voltage.

Turning the MOSFET off involves more than just stopping the charge pump oscillator: charge stored on the gate of the MOSFET must be dumped by an active pull-down. The pulldown is turned off when the MIC5011 is commanded to turn the power MOSFET back on.

Small charge pump capacitors ( \(\approx 100 \mathrm{pF}\) ) are included onchip, and provision is made for adding external pump capacitors (pins 6,7 , and 8 ) where faster switching is desired. A useful increase in turn-on switching speed will be observed for values of 100 pF to 1 nF . Full enhancement gate rise times range from several hundred microseconds for low supply voltage, a large MOSFET, and no external charge pump capacitors, to less than \(50 \mu \mathrm{~s}\) for supplies of 12 to 15 V and 1 nF external charge pump capacitors. The output rise time is very fast when operating on high ( 15 V ) supply voltages, as the charge pump drives the MOSFET gate up to \(\mathrm{V}_{\mathrm{DD}}\) within \(2 \mu \mathrm{~s}\) of the input going high.

The control input turns the MOSFET on for any input greater than approximately 3.5 V , so the MIC5011 interfaces directly with CMOS logic, open collector gates, opto-isolators, switches, etc. Interfacing techniques are discussed in greater detail in a later section.


Figure 2. MIC5011 Block Diagram


Figure 3. Gate Drive vs. Supply Voltage

\section*{Inductive Loads}

Many loads such as solenoids, motors, and relays, exhibit inductive characteristics. When an inductive load is commutated a negative voltage spike results (see Figure 4). The spike is clamped by the power MOSFET's source as the MIC5011 holds the gate at ground potential. The load inductance drives the source as far negative as necessary to threshold the MOSFET and force it to carry the load current (typically 5 to 8 V below ground). In Figure 4 the spike develops 29 V across the MOSFET while it carries the full load current. No clamp diode is necessary since the MOSFET performs this task, but safe operating area (SOA) and the additional dissipation should not be forgotten. SOA is often not an issue, such as in this example where the IRF530 can handle 25A at \(29 \mathrm{~V} \mathrm{~V}_{\mathrm{DS}}\) (the load is only 0.5 A ).
Motors, which are often considered "inductive" loads present a different problem. A spinning motor continues to generate a voltage after the MIC5011 shuts off. In applications where feedback is employed to control the MIC5011, the motor voltage may interfere with the operation of the circuit. The circuits of Figure 5 and "Push Button Control" of Figure 7 will not work with motor loads.


Figure 4. Clamping Inductive Transients

\section*{Noise Immunity}

In combination with an appropriate power MOSFET, the MIC5011 can control virtually any load that operates on a 4.75 to 32 V supply. Aside from the negative spike produced by inductive loads, other pitfalls await the unwary high-side switch designer. For example, ground noise generated when switching a high-power load, especially one with a high inrush current such as an incandescent lamp, can cause oscillations at turn-on or turn-off with slow-moving inputs. Good bypassing is essential; a \(10 \mu \mathrm{~F}\) aluminum electrolytic capacitor is recommended from supply to ground. Don't confuse charge pump action with spurious oscillations. A slight "ripple" (synchronous with the charge pump clock at pin 8 ) is normally present on the rising edge of the output; rail-to-rail oscillations at the output are indicative of spurious feedback.
Attention should be paid to layout. For example, the MIC5011
ground pin should be returned to the input signal ground, not the load ground. The MIC5011 is non-inverting, and hysteresis is easily added for any load other than a motor (see Figure 5). Any arbitrary noise margin is added by selecting the appropriate resistor ratio.

\section*{5V Operation}

The MIC5011 is suitable for use in high-side driver circuits down to about 7V. A low-side driver topology works down to 4.75 V , and is suitable for operation on a 5 V logic supply. Figure 6 shows a complete low-side driver for use on 4.75 to 15 V supplies. Pin 3 is grounded to clamp the gate potential at 12.5 V .

Only the power MOSFET breakdown ratings limit the load voltage. In fact, half- or full-wave rectified ac could be applied to the load where economy is important. Don't forget to add a clamp diode to inductive loads.


Figure 5. Adding Hysteresis to Suppress Oscillations with Slow-Moving Inputs


Figure 6. Low-Side Driver


OPTICALLY ISOLATED INPUT


PUSH BUTTON CONTROL

\section*{Control Inputs}

The MIC5011 is easily interfaced to any control signal. The input threshold is approximately 3.5 V , and the input current is less than \(1 \mu \mathrm{~A}\). Some examples of typical control inputs are shown in Figure 7. For industrial applications, electrical isolation may be desirable for either safety or noise reasons. Opto-isolators are a good choice for this use and with the hysteresis circuit shown, they provide clean switching. High voltages can be sensed and acted upon with a neon light and a light-dependent resistor.
Familiar momentary "ON/OFF" push buttons are easily accommodated as shown. The "ON" button is AC coupled so that any contention between the "ON" and "OFF" buttons is resolved in favor of the "OFF" button. Hysteresis is used to latch the output into the appropriate state. 5 V logic commands are interfaced by a CMOS gate. Since the MIC5011 input includes electrostatic discharge protection to the supply, the logic gate should not be powered from a supply higher than \(\mathrm{V}_{\mathrm{DD}}\).


HIGH VOLTAGE INPUT (POSITIVE OR NEGATIVE POLARITY)


5V LOGIC INTERFACE

Figure 7. Various Interface Circuits

\title{
Application Note 3
}

Driving Halogen Lamps
by Brenda Kovacevic

\section*{Introduction}

Halogen lamps are preferable to incandescents in many applications due to their increased brightness and longevity. Halogen bulbs are used in many varied applications, such as:
- automotive headlamps
- police vehicle-top flashers
- ambulance, tow truck, fire engine-top flashers
- machine vision
- fiber optic illumination
- large scale lighting displays
- medical and analytical equipment
- school bus flashers

\section*{Halogen Lamps vs. Incandescent}

A typical incandescent lamp is a glass bulb filled with an inert gas (such as krypton or argon) with a tungsten filament in the center. The filament glows as a potential difference is applied across the terminals of the bulb, giving off light and heat. However, the tungsten molecules are evaporating from the filament to cause this glow; the convection currents of the fill gas carry these molecules to the cooler inner surface of the bulb wall where they are deposited. This decreases bulb output and life in two ways: first, the effective filament diameter is decreased, which increases the resistance of the bulb, and second, the glass is "blackened" by these deposits. This mechanism limits the wattage that a conventional lamp can be used at if a satisfactory lifetime is to be achieved.

A halogen lamp operates in the same manner, except that a small amount of halogen gas has been added to the fill gas; this halogen is normally bromine. When the bulb wall temperature reaches roughly \(250^{\circ} \mathrm{C}\), the "halogen regenerative cycle" begins to take place. The evaporated tungsten molecules now combine with the free halogens to form a tungsten halide compound with a condensation temperature below the wall temperature. Hence, the tungsten does not settle on the glass wall, but returns to the filament where it is redeposited. This process accounts for the almost infinite lifetime of halogens as compared to incandescents. As this cycle begins at a wall temperature of \(250^{\circ} \mathrm{C}\), the filament must not only generate light but must also maintain this high temperature. Gas pressure is also higher in a halogen bulb than in an incandescent bulb, which retards the tungsten evaporation and allows operation at higher temperatures and greater efficiencies. This is why they are brighter than normal incandescent bulbs.

\section*{Basic Considerations}

Although halogens operate similarly to incandescents, they do have some key differences that must be taken into consideration while designing/prototyping with them. Most
obviously, it is important not to touch or look directly at them while testing as they do operate at greatly increased temperatures and brightness levels. Tinted safety glasses or sunglasses should be worn while working with halogens. Also, as the condition of the glass wall is crucial to the halogen regenerative cycle, it is important not to leave finger marks or imprints on the glass surface. At best, the imprint will be permanently etched into the glass. At worst, the bulb will explode due to the change in pressure (halogens operate at a high internal gas pressure). To remedy this, any finger marks can be cleaned off the bulb prior to use with acetone or propanol.

As the filament must generate the heat necessary to maintain the wall temperature of \(250^{\circ} \mathrm{C}\), it is important not to operate the lamp at any more than \(10 \%\) (continuously) below its rated design voltage. As halogen lamps are usually designed to their maximum limits, it is also not recommended that they be operated at a continuous voltage higher than the rated design voltage. Operation above rated voltage is considered the single most damaging factor in terms of lamp lifetime. Unfortunately, since incandescents do not have this restriction, this is commonly overlooked.

Special sockets/holders are also required due to the high temperatures generated. For bulbs rated at 35 Watts or below, heat resistant phenolic (hard plastic) holders are adequate. Bulbs rated at 50 Watts or above require the use of special ceramic holders; two excellent sources of supply for such holders are Gilway Technical Lamp, and GTE Sylvania.

\section*{A Simple Power MOSFET Drive CIrcuit}

A major consideration when driving halogen lamps is the inrush current generated when starting up a cold filament. This inrush can range from 20 A to 100 A and lasts from 10 to 100 ms depending on the construction of the lamp. As power MOSFETs have large peak currents and wider SOAs (safe operating areas) than do bipolar junction transistors, they are a good choice for driving halogen lamps. N -channel MOSFETs are more cost effective and have lower on resistances than Pchannel MOSFETs. However, N-channel MOSFETs require a significant gate enhancement above the positive rail when driving a grounded load. This necessitates the use of a charge pump.

A MIC5010 family MOSFET predriver and an N-channel power MOSFET make an excellent drive circuit for a halogen lamp. The MIC5010 family of predrivers have an on-board charge pump, which saves space and design time. The MIC5013 also offers an over current sense feature to detect a
short circuit and turn off the power FET in time ( \(10 \mu \mathrm{~s}\) typical shutdown time) to prevent damage. This overcurrent shutdown can be delayed such that the initial inrush current doesn't cause a false triggering of this protection feature. This can easily be accomplished by adding an RC network to the threshold pin of the MIC5013 such that the initial trip point is very high, but decays with time to a reasonable value (figure 1).

The design equations as shown are used in this circuit to set a final current trip point of roughly twice the current needed by the lamp. \(\mathrm{R}_{\mathrm{TH} 2}\) is used to increase the current limit at turn-on to roughly 10X the steady-state value. The choice of \(\mathrm{C}_{\text {TH }}\) governs the time constant or decay of the high initial trip point, and will need to be varied depending on the time constant of the inrush current of the particular lamp used. This design has a 20 ms time constant.


Figure 1. Time-Variable Trip Threshold

If the lamp being driven by this circuit is pulse-width modulated, extra care must be taken in choosing a PWM frequency and capacitor value. When the device is switched off, the threshold pin appears as an open circuit and \(\mathrm{C}_{\mathrm{TH}}\) is discharged through the two resistors. This is a slower process than the turn-on time constant; any residual charge in the capacitor will act to reducethe current limit. If the device is switched at certain frequencies, (dependent on capacitor value) the capacitor will have time to charge during every cycle, but not to discharge properly. This can lead to erroneous over current shutdown at normal operating currents.

\section*{A 75X/Minute Halogen Flasher Circuit}

Illustrated in Figure 2 is a 75 X /minute, \(50 \%\) duty cycle halogen flasher circuit, prototyped using six MIC5011s and six 100 Watt halogen bulbs. Over current sensing was not used for this prototype, but could easily be added to each lamp by using

MIC5013s per figure 1. The drains of the power FETs, the timing circuit and the MIC5011s were all driven from one power supply.

Potential applications for this design are tops of emergency vehicles such as ambulances and police cars, school bus flashers, turn signals, beacons, and large scale lighting displays.

Government specification KKK - A - 1822C, which governs flashers for emergency vehicles, dictates that a \(50 \%\) duty cycle with a variation of no more than \(3 \%\) be used. The timing circuit shown in figure 2 achieves this by first creating a clean \(50 \%\) duty cycle signal from a 7555 (CMOS 555) at twice the needed flashing frequency, or \(150 \mathrm{X} /\) minute. This is accomplished by using equal resistors and diodes, as shown. This
\[
\begin{aligned}
& R_{S}=\frac{S R\left(V_{\text {TRIP }}+100 \mathrm{mV}\right)}{R I_{L}-\left(V_{T R I P}+100 \mathrm{mV}\right)} \\
& R 1=\frac{V+S R R_{S}}{100 \mathrm{mV}\left(S R+R_{S}\right)} \\
& R_{T H}=\frac{220}{V_{\text {TRIP }}}-1000 \\
& \text { For this example: } \\
& I_{L}=30 \mathrm{~A} \text { (trip current) } \\
& V_{\text {TRIP }}=100 \mathrm{mV}
\end{aligned}
\]
clean, but not quite in-spec, oscillator is then fed into a CD4013 D flip-flop configured as a simple "divide-by-two" circuit. This ensures that the duty cycle is \(50 \%\) with very little
error. It is crucial to bypass both chips with a \(0.01 \mu \mathrm{~F}\) ceramic disc capacitor from \(\mathrm{V}_{\mathrm{cc}}\) to ground, as system noise will greatly affect the accuracy of this oscillator.

This design has one set of three lamps flashing 180 degrees out of phase with the other group of three, emulating the red and blue halves of a police car-top. This is accomplished easily by using the \(\overline{\mathrm{Q}}\) output of the flip-flop for the one set and the Q output for the other. The set and reset functions of the flip-flop, tied to ground in this prototype, could be used to provide external control of the flasher (ie, to turn it on constantly or shut it down).

This specification also stipulates that the maximum voltage drop across the entire flasher be not more than 0.5 V . The best way to achieve this is by the use of low \(R_{\text {DS }}(o n)\) power FETs.

This is crucial for other reasons as well; the current requirements are very stringent for this system. If the switch loss is not kept to a minimum, the lamps may not receive adequate voltage for turn on. Also, the \(\mathrm{I}^{2} \mathrm{R}\) loss associated with the switch creates a great deal of heating that can cause the early demise of the power FET. Chosen for this design was the IRFZ40, which has an \(R_{\text {DS }}(0 n)\) of \(28 \mathrm{~m} \Omega\), a peak drain current rating of 160A, and a continuous drain current rating of 35A. A high peak as well as continuous current rating is crucial as the inrush currents for each lamp may be as high as 100A, and the continuous current will be 5 to 10A. (This of course, varies widely from lamp to lamp). The drawback that this power FET has is that it is only rated to 50 V . If a system with high voltage spikes is used, then some form of protection such as power zeners or Transzorbs will be necessary ( a FET with a higher peak \(\mathrm{V}_{\mathrm{DS}}\) can be used if a higher \(\mathrm{R}_{\mathrm{DS}}\) (on) can be tolerated).

Prototyping this design requires that the FETs be adequately heat sunk to prevent damage. A large \(1 / 8\) " thick aluminum heat sink was employed, with the power FETs spaced roughly 2 " apart. The final package used should also allow for adequate heat sinking, to prolong the operating life. The lamps should NOT be heat sunk, as they must reach high temperatures to initiate the halogen cycle.

As the lamps are driven in parallel, the currents are additive.Very high currents are generated during the inrush stage; this requires that \#10 (or similar) copper wire be used for the \(\mathrm{V}_{\mathrm{CC}}\) and ground connections to the power supply. If the power supply used in prototyping doesn't have the current capability to start up the lamps, a car battery may be used.

Finally, the lamps and MIC5011s must be operated from a common ground. If connected to ground via long wires or to separate grounds, a "ground loop" or situation where one ground is actually at some potential above the other ground may result. Such a resistive ground may result in a current flow that prevents proper lamp turn off between flashes. Use of either a single point ground or a chassis ground to form a ground plane will prevent this. If this is impossible, optoisolators may be effectively used to "open" such ground loops, eliminating this problem (see the Hewlett Packard Optoelectronics Applications Handbook for more details).

\section*{A 120X/Minute Flasher Design}

As an alternative to the above design, a higher frequency design with longer on-time is shown in figure 3. The design methodology is to prolong lamp life by maximizing on time. This design does not meet the government specification referenced earlier, but is suggested for applications where long service life is essential.

Possible applications include hazard lighting, beacons, large scale lighting displays, emergency vehicle tops not covered by the referenced specification, and large scale lighted store front signs.

Timing is controlled via a simple 7555 (CMOS 555) circuit, set to flash the lamps 120X/minute. The duty cycle is set to insure an on time of \(65 \%\) and an off time of \(35 \%\), which gives a visible flashing while allowing the lamps to remain on long enough to achieve the necessary wall temperatures. Slower flashing frequencies (or shorter on-times at this frequency) will reduce the lifetime of the lamps by allowing them to cool down between blinks. This reduced filament life is due to the lamp completely reheating during each on cycle. If a slower flashing frequency is to be used, the duty cycle should be adjusted such that the lamps are on for the longest portion of the time possible that still allows for visible flashing (i.e., the lamp must be given time to visibly blink). Once again, the 7555 must be adequately bypassed to prevent system noise from interfering with duty cycle and frequency. If greater accuracy is desired, a film capacitor may be substituted for the indicated tantalum.

The power FET chosen for this design is an IRF540, which has an \(R_{D S}(0 n)\) of \(77 \mathrm{~m} \Omega\), but a peak voltage capability of 100 V . It has a peak drain current specification of 110 A maximum, and a continuous drain current specification of 28 A maximum. Although it does have a higher \(R_{D S}(0 n)\) than the IRFZ40, it is a more rugged part in terms of withstanding systems transients and noisy environments. It will require more rigorous heat sinking than the IRFZ40. FETs with higher \(R_{D S}\) (on) that the IRF540 are not recommended for this design due to the high peak currents encountered, and the amount of heat that would be generated.

All lamps are flashing in unison in this design; if this is not desirable an inverter can be used in conjunction with the 7555 such that 180 degrees out of phase flashing of two (or more) sets of lamps can be accomplished.


Figure 2: A 75X/Minute, 50\% Duty Cycle Halogen Flasher


Figure 3: A 120X/Minute Halogen Flasher

\section*{Introduction}

For better or worse, automobile alarm systems are a fastgrowing segment of the automotive aftermarket. This note briefly describes some of the more common systems, some ideas for future development, and how the MIC5010 family of high side MOSFET drivers can ease their design while improving performance and reliability.

\section*{Automotive Alarm Background}

The typical automotive alarm system consists of three main blocks: sensors for intrusion detection, the control unit, and output devices for alerting passersby or disabling the vehicle.

Sensors vary from electronic ultrasonic intrusion detectors and audio devices (microphones and audio amplifiers) for vibration and glass breakage detection, through a mercury switch for motion detection, to electromechanical contact switches showing an open door, trunk or hood.

The control unit is the processing device. It enables and disables the sensors and output devices, and knows whether an input is expected or is cause for alarm.

Alarm system output devices range from simple, already installed standard automobile accessories such as the horn and headlamps, through accessory sirens, to more exotic systems such as an alerting transmitter or ignition "kill" switch. Some proposed systems have provisions for cellular telephone output for calling the authorities(!). "Help me! I'm being stolen......! This is a recording....." Figure 1 shows a typical alarm system, including sensors, a control unit, and outputs, and Table 1 shows some typical inputs and actions.

Alarms have three main modes: disarmed, armed, and alert (or emergency). In disarmed mode, the alarm is transparent to the user. When armed, the control unit enables the sensors and awaits input. There are usually two types of alerts-one is immediate, triggered by breaking glass, for example; the


INPUT
Figure 1. Automobile Alarm System Typical Block Diagram

\section*{Input}

Door Ajar Switch
Hood Ajar Switch
Trunk Ajar Switch
Motion detector
Glass Breakage Detector (audio) Ultrasonic Detector

Table 1. Alarm System Typical Input \& Output

Output (Set Mode)
Raise Window
Lock Door
Close \& Lock Sunroof or Moonroof Lights off (timer)
Close Convertible Top
Enable Alarm

\section*{Output (Emergency Mode)}

Horn
Flash Headlamps
Siren
Pager/Alert Transmitter
Kill Ignition
(Phone police)
other is delayed and occurs after a door is opened, allowing the owner time to disarm the system. Output devices are turned on, either immediately or after a reset delay.
Newer systems have an additional mode-a set mode, where the car is readied for safe parking. Upon initialization, the control unit checks the status of door locks, windows, sunroof/ moonroof, convertible top, etc., and closes and locks each if necessary. Then normal alarm arming takes place.

\section*{Design Philosophy}

Like most automotive products, several design goals are specified. Automobile alarms must be small in size, operate from the 12 V negative ground battery system, have low standby current drain, operate over a wide temperature range, withstand reversed supply polarity and electrical load dumps, etc.
The control unit is designed for high reliability and low power consumption. CMOS logic is extensively employed. The output devices are moderate to high current drains, and require power switching devices. "High Side", or positive rail, switching is preferred due to the chassis negative ground electrical system.
Some systems use a single system board while others use distributed control, sense, and drive boards. If distributed, communications is provided through serial or 4 bit parallel data busses.

All systems require one or more power switches to cause or control actions in the "real" world by switching anywhere from 1 to 30 Amperes.

\section*{Load Switching}

Switching 1A to 30A or so loads is non-trivial. Most presentday systems use relays for load control. Relays have several problems associated with their use (see Table 2). A far more ideal switch is the Power MOSFET, with its smaller size, lower cost, higher reliability, and minute drive requirements. Almost all automotive electrical systems have a negative chassis ground. Safety and this "common" point constraint requires that most electrical power switching be done in the positive path-"High-Side" switching is preferred. Thus, alarm system outputs should be high-side controlled. Using a Power MOSFET in the high-side mode requires the FET gate voltage be switched from a low level "OFF" state to an "ON" state where the gate is at a voltage higher than \(\mathrm{V}_{\mathrm{cc}}\). Generating and controlling this high switching voltage has required large
amounts of external circuitry in the past, effectively restricting the Power MOSFET from the automobile. The MIC5010 High Side FET Driver family combines all necessary high side driving functions into a single IC package, and allows the economic and reliable introduction of DMOS to automotive electronics.

\section*{The MIC5010 FET Driver Family}

The MIC5010 family of high- and low-side FET drivers is ideally suited to this application. Configured as a high side driver, the MIC5010 will take a CMOS control input and drive the gate of an N -Channel MOSFET above the positive supply. The low power MIC5010 family employs CMOS logic for compatibility and a charge-pump voltage tripler with internal capacitors for gate voltage generation. CMOS input compatibility guarantees proper termination for the controller logic, and the power MOSFET can be protected by adjustable current limiting, all controlled by the MIC5010 (or MIC5013). The relatively fast switching speed of the MIC5010 family of drivers reduces the power dissipation of the MOSFET by quickly transiting from the no current, high \(\mathrm{V}_{\mathrm{DS}}\) off state to the high current, low voltage ON state. The benefit is both increased reliability and little or no heat sinking required (depending on the size of power MOSFET employed).
The MIC5010 family has four members, the "full featured" MIC5010, with over-current limiting, fault detection, speed-up capacitor options, and an extra ENABLE input; the no-exter-nal- parts MIC5011; the dual driver MIC5012; and the MIC5013, offering over-current protection with fault signalling in an 8-pin package. Table 3 summarizes the features and differences between the variants.

Table 2. Switches for Alarm Outputs

\section*{Power MOSFET Advantages vs. Relays}
- Extremely low drive current requirement
- Smaller size
- Lighter weight
- Non-mechanical (much longer life)
- No contact bounce
- Lower cost

\section*{Power MOSFET Advantages vs. PNP}
- No fixed voltage drop
- Extremely low drive current requirement
- Larger Safe Operating Region

\section*{MIC5011}

The lowest cost member of the 5010 family, the 8-pin MIC5011 requires no external components for high-side driving applications. As shown in Figure 2, when a logic HIGH is forced on the input, the oscillator and charge pump begin their voltage tripling action. The output charges the FET gate capacitor and turns on the FET. Standard Power MOSFETs are damaged if \(\mathrm{V}_{\mathrm{GS}}\) is greater than 20 V , but are not fully on unless \(\mathrm{V}_{\mathrm{GS}}\) is around 10 V . The internal 12.5 V zener diode connecting the FET gate and source limits the voltage multiplication action so that \(\mathrm{V}_{\text {GS }}\) is approximately 12.5 V , a value that ensures low ON resistance as well as long FET life.


Figure 2. MIC5011 Block Diagram
Inductive loads, such as the horn or headlight relay, give many drivers problems. The MIC5011 takes inductive loads in stride, however, and a "catch" diode to clamp inductive flyback spikes is not even necessary (see Figure 3). As an inductive load is switched off, a negative flyback pulse is applied to the FET source. The MIC5011 holds the gate firmly near ground level, sourcing or sinking current as required. The resultant \(+\mathrm{V}_{\mathrm{GS}} \quad\left(\mathrm{V}_{\mathrm{G}}=0, \mathrm{~V}_{\mathrm{s}}=\right.\) negative \()\) temporarily biases ON the FET and dissipates the spike (See Application Note 1, MIC5011 Design Techniques, for full details).


Figure 3. Inductive Spike Clamping

\section*{MIC5012}

The MIC5012 is a dual version of the MIC5011. Two completely independent drivers control two loads from one 14-pin (16-pin surface mount) package. Operationally, each half of the MIC5012 is identical to the MIC5011.

\section*{MIC5013}

When over-current protection is required, the 8-pin MIC5013 should be used. In a basic application, MIC5013 circuitry is similar to the MIC5011 or MIC5012. However, by adding four resistors, the MIC5013 can act as a circuit breaker; its output switches off if load current exceeds a user-determined value. As shown in Figure 4, the user has three design variables for limit selection, allowing a small sense resistor, \(\mathrm{R}_{\mathrm{s}}\), for best efficiency. \(R_{T H}\) sets the internal voltage comparison threshold; current limit is inversely proportional to \(R_{T H} . R_{1}\) and \(R_{2}\) may be eliminated in many applications where the load is generally resistive and open loads are not expected. See the MIC5013 datasheet for full details on flexibly programming the current trip point.


Figure 4. Current Protected Driver

\section*{Automotive Alarm Hint: Remote Siren Drive with Automatic Shutdown}

High security alarm systems provide an alert mechanism if the control unit is compromised. Figure 5 shows a circuit that :
- Is controlled by a single small gauge wire
- Is remotely mounted, perhaps under the hood
- Will automatically switch ON if the control line is cut
- Will reset itself after a time delay
- Requires only a MIC5013, a FET, and a few passive components

The circuit is built on a small board, and may be attached to the siren (or other output device) directly. The MIC5013 is configured with a direct battery line, ground and a single control line. If the alarm output unit is compromised by severing the control line, pull-up resistor \(R_{5}\) enables the MIC5013, which activates the FET, and the siren sounds.

Basically, the circuit operates in a standard current detect mode. The difference is that an additional capacitor, \(\mathrm{C}_{1}\), begins to charge through R1 as soon as the alarm activates.


Circuit sounds immediately upon Control Input triggering or Control Input disconnect (cut) and will reset after \(t \approx 120\) seconds.
\[
\begin{aligned}
& \mathrm{R} 1=91 \mathrm{k} \Omega \\
& \mathrm{R} 2=\mathrm{R} 3=100 \mathrm{k} \Omega \\
& \mathrm{R} 4=68 \mathrm{k} \Omega \\
& \mathrm{R} 5=470 \mathrm{k} \Omega \\
& \mathrm{C} 1=100 \mu \mathrm{~F}
\end{aligned}
\]

Figure 5. MIC5013 Driver With Automatic Sound/Reset

As the voltage across \(\mathrm{C}_{1}\) exceeds the voltage on Pin 4 plus the \(V_{T H}\) set by \(R_{T H}\), an over-current condition is simulated, and the output is shut down. Reset occurs with control line cycling or power interruption. This means that the siren will sound once, for a fixed amount of time, and then silence itself in accordance with some local laws and good engineering practice (not to mention preventing total battery discharge).

Because the MIC5013 takes almost no current in the OFF or standby modes ( \(0.1 \mu \mathrm{~A}\), typical), both it and the driven FET can be directly connected to the battery.

\section*{Conclusion}

The automotive alarm marketplace demands smaller and less expensive yet more reliable methods for output load drive and control. In alarm applications, where standby current drain is paramount, the low power MIC5010 series allows easy interface with low power CMOS logic control while providing all necessary drive control for small, efficient Power MOSFETs. For applications where the output devices are original equipment-horns and headlamps, for exampleand the control unit drives the stock horn relay or headlamp relay, the MIC5011 or MIC5012 dual FET drivers are suggested. Where high current loads are directly driven, the protection offered by the MIC5013 is attractive.

The winning combination of MIC5010 drivers and Power MOSFET switches enables configuring a simple, hence reliable, and rugged alarm system.

Table 3. Comparing the MIC5010 Family Options
\begin{tabular}{|c|c|}
\hline Device & Features \\
\hline MIC5010 & \begin{tabular}{l}
- Over Current Sensing \\
- Fault Flag Output \\
- 14-Pin DIP or Surface Mount Packages \\
- Provision for Optional Speed-Up Capacitors \\
- Over Current Enable Pin
\end{tabular} \\
\hline MIC5011 & \begin{tabular}{l}
- No External Components Required \\
- Provision for Optional Speed-Up Capacitors \\
- 8-Pin DIP or Surface Mount Packages
\end{tabular} \\
\hline MIC5012 & \begin{tabular}{l}
- Dual High Side Driver \\
- No External Components Required \\
- 14-Pin DIP or 16-Pin Surface Mount Packages
\end{tabular} \\
\hline MIC5013 & \begin{tabular}{l}
- Over Current Sensing \\
- Fault Flag Output \\
- 8-Pin DIP or Surface Mount Packages
\end{tabular} \\
\hline
\end{tabular}

\section*{Solid State Circuit Breakers}
by Brenda Kovacevic

\section*{Introduction}

Until very recently, few alternatives to electromechanical and magnetic circuit breakers existed. Designers were forced to live with such undesirable characteristics as arcing and switch bounce (with corresponding noise and wear), while accomodating large unwieldly packages in their high power systems.

Solid state technology applied to this traditional device has resulted in circuit breakers free from arcing and switch bounce, that offer correspondingly higher reliability and longer lifetimes as well as faster switching times. A typical solid state circuit breaker will switch in a matter of microseconds, as opposed to milliseconds or even seconds for a mechanical version.

New solid state products currently on the market utilize the many benefits associated with power MOSFETs to deliver a product far superior to earlier silicon versions. Power MOSFETs offer low on resistances (as compared to bipolar transistors), low voltage drops, low EMI, faster switching times and good thermal stability of key parameters.

However, two key advantages that the electromechanical devices have over the solid state versions are simplicity and low cost. For example, a simple commercial circuit breaker relay combination will sell for \(\$ 4.00\) to \(\$ 6.00\) in low volume .The existing solid state circuit breakers will run from several times that amount, and typically include many bells and whistles that the average designer can do without. This cost difference is somewhat less in military versions, as the mechanical devices must also undergo extensive testing.

One reason for the corresponding complexity of the silicon based systems is the power MOSFET drive circuitry required. If N -channel FETs are to be used ( N -channel FET are preferable to P -channel as they have roughly 2.5 times lower \(\mathrm{R}_{\mathrm{DS}}(\mathrm{On})\) and correspondingly lower cost), a charge pump or voltage tripler must be supplied to provide sufficient gate enhancement to turn on the FET. This involves supplying an oscillator as well as the necessary diodes and capacitors, which definitely take board/hybrid package space.

A simple, inexpensive solid state circuit breaker can be made using the MIC5013 power MOSFET predriver with overcurrent sense. This predriver was designed for driving N -channel FETs, and has an on-board charge pump to provide sufficient gate enhancement. This eliminates the issue of providing this enhancement externally; providing a one component solution to what once consumed extensive "real estate".

As any size FET can be driven by the MIC5013, almost any load can be accomodated. High inrush or inductive loads are driven with equal ease, greatly expanding the realm of possibilities for these circuit breaker topologies.

An internal comparator is used to sense an over-current condition; this feature allows the use of this product as a circuit breaker that can be programmed to trip at a specified current via choice of an external sense resistor. An overcurrent flag provides this information externally, allowing easy digital interface /control of the device. This feature allows its use in more complex, remotely controlled designs such as those currently used in high reliability applications.

Using this highly versatile device, four circuit breaker configurations have been devised; a low parts count, low cost externally resettable version, a minimal parts count remotely resettable version with indicator, a minimal parts count automatically resettable version, and a full blown power controller design with \(\mathrm{Z8}^{\text {TM }}\) microcontroller interface. Typical applications for the first three versions include a variety of commercial, industrial and military applications, such as battery pack circuit breakers/current limiting, electric vehicles, and heavy machinery. The latter design is useful in high end applications such as military avionics or industrial automation. It offers a substantial cost savings over the currently available remotely controllable electromechanical units, as well as most currently available hybrid designs of this complexity.

\section*{Minimum Parts Count Configuration}

Figure 1 illustrates the most basic configuration. The overcurrent trip point is set via the design equations in this figure. The current sense operates via a comparator which compares the voltage on the sense pin to an offset version of the voltage on the source pin. The current on the threshold pin, set by choice of \(R_{T H}\), is mirrored and returned to the source by a \(1 \mathrm{k} \Omega\) resistor.

This sets the trip voltage of the comparator. When a fault condition occurs, an internal current sense latch is set, which turns off the power FET. The control input pin must be toggled low then high by the reset switch before the FET will be switched on again (after the short has been removed). A \(330 \mathrm{k} \Omega\) resistor is provided to hold the input low and keep the FET off until the circuit is reset. Advantages of this topology are its simplicity and correspondingly low cost.

\(\mathrm{R} 1=\mathrm{V}+/ 1 \mathrm{~mA}\)
\(R 2=100 \Omega\)
\(R_{S}=\left(100 m V+V_{\text {TRIP }}\right) / I_{L}\)
\(R_{\text {TH }}=\left(2200 / V_{\text {TRIP }}\right)-1000\)
For this example:
\(I_{L}=10 \mathrm{~A}\) (trip current)
\(\mathrm{V}_{\text {TRIP }}=105 \mathrm{mV}\)

Figure 1: Basic Circuit Breaker/Switch Configuration


Figure 2: Shutdown Time vs. \% Current Overdrive

\section*{Response Time}

Figure 2 illustrates an advantage that is common to all MIC5013 based topologies: fast response times. A graph of shutdown time versus current overdrive is shown. The data was taken using this simple topology without the \(330 \mathrm{k} \Omega\)
small slide switch suitable for instrument or control panels where space is at a premium.

Potential applications for this circuit include use as remotely controlled circuit breakers in aircraft with the indicator/switch


Figure 3: Remotely Resettable Circuit Breaker
pulldown resistor, however, all configurations (with similar loads) will have a similar response as it is mostly a function of device parameters. (Note: This data was averaged from a small sample size; about \(5-10 \%\) variation from this line may occur).
Response times in the order of \(\mu \mathrm{s}\) means that a short circuit can be detected in time to prevent extensive damage, and is an improvement of an order of magnitude over electromechanical circuit breakers.

\section*{Remotely Resettable Configuration}

The circuit breaker configuration of Figure 3 is designed to be used for applications requiring remote indication and reset capability. When the breaker is tripped, the fault output pin switches high (to a diode drop below the positive rail). This output is used to drive a remotely located LED. (If an incandescent lamp is desired, the fault output should be used to drive a power FET switch that could withstand the inrush generated). Resetting of the breaker is accomplished by toggling the control input with a remotely located switch. If the distance between the control point and the breaker is large, an optocoupler is recommended to open any ground loops that may occur. Many switch manufacturers offer a package that combines both the switch and the indicator while providing internal isolation, making this circuit even more compact. Shown here is the NKK-SS12SDP2-LE, a
located in the cockpit, industrial control panels, heavy machinery, and robotics.

\section*{Automatically Resettable Configuration}

The third circuit,shown in Figure 4, is useful when automatic resetting is desired. This is accomplished by adding feedback from the fault pin back to the control input. A simple Miller integrator circuit is used to test the load every 18 ms until the short is removed. When the short condition no longer exists, the circuit latches on and operates as before. Although no reset button is necessary, an indicator could be added to the fault line if remote notification of a short circuit condition is desired.

The beauty of this configuration is that no human intervention is necessary once a short has occured. A possible drawback is that the gate does briefly turn on every 18 ms to test the load. However, if the short still exists, it shuts down again in \(10 \mu \mathrm{~s}\). This time duration is short enough to be acceptable in most applications.

Potential applications for this circuit include industrial automation, automotive circuitry, motor drive (stall sensing), and protection for power supplies/battery packs.


Figure 4: Automatically Resettable 10 A Circuit Breaker

\section*{Microcontroller Based Power Controller}

A current trend in power electronics is the combination of intelligent power circuitry with microcontrollers; a so called "brains and brawn" combination. The power circuitry provides, in this case, the high current drive and circuit breaker function. The microcontroller can be used to make decisions in the event of a short, i.e., it can drive a warning signal, shut down other components of the system, or switch in a reserve or auxiliary motor (or pump, fan, heater, etc.).

An example of a microcontroller based power controller designed and built using the MIC5013 is shown in Figure 5. Here, three functions are monitored by the microcontroller; condition of the power supply (low or off), open load, and shorted load. If any of these three conditions exist, power is taken from the load and the control input of the MIC5013 and an appropriate LED is turned on. An additional LED is used to flag a hardware fault when an impossible condition (such as an open and short load ) are flagged to the microcontroller.

Under normal operation (no fault condition exists), the microcontroller provides drive to the MIC5013 control input, and keeps bit 4 on I/O port 2 (P24) low, supplying drive to an LED signifying that conditions are "OK". (Note: a buffer may be necessary, as the MIC5013 is not TTL compatible).

The circuit breaker subsystem operates similarly to the other cases described earlier, however, all resetting is accomplished by the microcontroller. When the fault output goes high, indicating a short circuit has occurred, one input of the NOR gate is pulled high, causing a low output on the NOR gate. This toggles P32 (bit 2, port 3,) low, initiating the cond_init subroutine (see Figure 6 for Z8 code). This subroutine scans P20-P22 to determine which flag caused
the NOR gate to go low. Upon determining that it was P20, P35 is brought low, providing the necessary toggling of the MIC5013 control input such that operation can resume once the short is removed (The MIC5013 current sense comparator output is connected to an internal latch which must be reset). Power has already been removed from the gate output of the MIC5013 by its internal current sense mechanism, shutting down the power FET and corresponding load. P26 is pulled low, lighting an LED that signifies that a fault has occurred.

When the fault is removed, the Z8 will restore power to the "OK" LED, shut down the "Overcurrent" LED, and restore power to the control input of the MIC5013. No isolation between the microcontroller and the MIC5013 was deemed necessary in this case, as the fault output is current limited by the voltage divider resistors, and tends to be fairly clean.

Open load detection is accomplished via the use of an LM301 op amp configured as a comparator. The LM301 was chosen for this application as it has more headroom than most op amps. The inverting input of the LM301 is set to 25 mV below the positive rail, which the non-inverting input will never reach unless the load is removed. The output of the op amp/comparator is fed to the HCPL-2602 optocoupler with the enable pin tied high. Under normal conditions, the output of the HCPL-2602 will be low; it toggles high in the event of an open load condition. The HCPL-2602 is also used to provide isolation between the digital and analog portions of the circuit. A high output from the HCPL-2602 causes the NOR gate to switch low, triggering the cond_int subroutine. The microcontroller reacts as before, removing power from the MIC5013 control input, and flagging the user that a problem has occurred.

The 1000 pF capacitor placed between the inverting and non-inverting inputs of the LM301 along with the \(100 \mathrm{k} \Omega\) resistor serves as a noise filter, which prevents oscillations. Another way of doing this is to provide a small amount of hysteresis from the output back to the non-inverting input (See reference 4).

Low power detection is accomplished via the use of an optocoupler, the HCPL-3700, that also contains a Schmidt trigger. This provides hysteresis, allowing us to shut the system down when power reaches roughly \(50 \%\) of rated value, and not turn back on again until we are at roughly \(75 \%\) of rated value (These levels are chosen via selection of input resistor values and can be changed to meet the requirements of most systems. See the Hewlett-Packard Optoelectronics Designer's Manual for more details). Again, the optoisolator also provides isolation between the digital and analog portions of the circuit.

Shutdown and resetting of the system in the case of a low power condition is accomplished as before, by triggering the cond_int subroutine, which in turn scans port 2 to find the appropriate cause for the trigger and lights the corresponding LED.

If subroutine cond_int detects an impossible combination of conditions, i.e. short and open, a hardware fault has probably occurred. The microcontroller then lights an indicator LED attached to P34, and hangs up until the problem is removed.

The emergency override feature allows a pilot (or vehicle commander) to keep the system alive even though a short circuit has been detected. In a combat or other emergency situation, the equipment could be kept operating until the short circuit causes the FET to blow.

A switch located in the cockpit is used to provide this function. When it is depressed, IRQ2 (P31) is pulled low, causing the internal timer/counter to begin an 11 ms switch debounce count. If IRQ2 is still low (switch is still depressed) after 11 ms , then internal interrupt IRQ5 is activated on time out. Interrupt service routine T1_int then keeps power flowing to the control input of the MIC5013, and toggles P23 high. This turns on the base of Q1, which pulls the signal on the sense input of the MIC5013 to ground, disabling the current sense function of the part. (If a 14-pin MIC5010 is used instead of the MIC5013, an external inhibit pin is available).


Figure 5: Z8 Based Power Controller

\section*{Summary}

The MIC5013 MOSFET predriver with over current protection brings a whole new dimension to the world of power management with its versatility, ease of use, and quick response times. Four different lab tested circuit breaker configurations were presented and discussed; a minimum parts count version, a remotely resettable version, an automatically resettable version, and a complete microcontroller based power management system. Many more unique configurations are possible; a configuration to fit most needs can potentially be designed using the MIC5013.

\section*{References}
1. The Z8 Design Manual, Zilog, 1985
2. The Optoelectronics Applications Manual, HP Optoelectronics, McGraw-Hill, 1981
3. Micrel Databook, 1995
4. Pease, R. A. , Troubleshooting Analog Circuits , Butterworth - Heinemann, 1991
5. Faber, Al and Kennelly, Bob, "Hybrid Power Controller Outperforms Conventional Circuit Breakers", PCIM , November 1990, pg. 40
6. HP Application Note 1004, "Threshold Sensing For Industrial Control Systems With the HCPL3700 Interface Optocoupler"
7. Frank, Randy and Psaenich, Al "Surviving Short Circuits", Machine Design , March 8,1990, pg 89
8. Conner, Margery, "Devices Let Aircraft Use Higher Voltages", EDN , August 17, 1989, pg 59
9. asmS8 \({ }^{\text {TM }}\) Super \(8 / Z 8^{\text {TM }}\) Cross Assembler User's Guide, Zilog 1985

Figure 6: Z8 Microcode

; First user-available location in RAM is at \%8500 .ORG \%8500
start:
jp init
; jump around ascii data ; strings,...
.ascii 'created 2/26/91 by BLK.'
init:
; 1) Set up interrupts: Interrupts are configured here.
\begin{tabular}{|c|c|c|}
\hline \multicolumn{2}{|l|}{di} & \\
\hline clr & imr & ; mask out all interrupts \\
\hline clr & irq & \begin{tabular}{l}
; clear out any pending \\
; interrupts
\end{tabular} \\
\hline \multicolumn{2}{|l|}{ei} & ; initialize interrupt request enable latch. \\
\hline \multicolumn{3}{|l|}{di} \\
\hline Id & IPR,\#00001000b & ; irq5 has highest priority \\
\hline Id & IMR,\#00100000b & \begin{tabular}{l}
; enables interrupt 5(internal \\
; timer interrupt);masks off \\
; unused interrupts
\end{tabular} \\
\hline \multicolumn{3}{|l|}{; 2) Initialize Register pointer and stack:} \\
\hline srp & \#\%50 & \begin{tabular}{l}
; put scratch "working register" \\
; set at \%50-\%60
\end{tabular} \\
\hline Id & SPH,\#\%A0 & \\
\hline Id & SPL,\#\%00 & \begin{tabular}{l}
; top of external memory is the \\
; top of the stack
\end{tabular} \\
\hline \multicolumn{3}{|l|}{; 3) Initialize I/O Ports:} \\
\hline Id & P01M,\#11010011b & ; port 0 address and data, port 1 ; output, external stack, normal ; timing \\
\hline Id & P2M,\#00000111b & \begin{tabular}{l}
; P20-P22 inputs; P23-P27 \\
; outputs
\end{tabular} \\
\hline Id & P3M,\#01000000b & \begin{tabular}{l}
; Port 2 pullups open drain,P30- \\
; P33 int. inputs, P34-P37 \\
; outputs : P31 = Tin
\end{tabular} \\
\hline \multicolumn{3}{|l|}{; 4) Initialize Counter/Timers.} \\
\hline Id & PRE1,\#10000010b & \begin{tabular}{l}
; set prescaler to 64 (decimal), \\
; single pass
\end{tabular} \\
\hline Id & T1,\#10000000b & ; loads 256 in the timer, allows ; 11 ms count \\
\hline Id & TMR,\#00101100b & \begin{tabular}{l}
; load and enable \(\mathbf{t 1}\), triggered \\
; internal clock mode
\end{tabular} \\
\hline
\end{tabular}

;**********
\begin{tabular}{lll}
\begin{tabular}{ll} 
di \\
and \\
and
\end{tabular} & \begin{tabular}{l} 
dbnce_actv,\#0 \\
irq,\#11011111b
\end{tabular} & \begin{tabular}{l}
; disable interrupts \\
; reset 'debounce active' flag \\
; Reset the interrupt source
\end{tabular} \\
tm & P2,\#00000001b & \begin{tabular}{l}
; Don't take action if there is no \\
; short
\end{tabular} \\
jr & nz, end_T1_int & ; Bail out. \\
tm & P3,\#00000010b & \begin{tabular}{l}
; Check to see if override switch \\
; is still depressed \\
; If not, then it was just noise
\end{tabular} \\
jr & nz,end_T1_int & \begin{tabular}{l}
; triggered
\end{tabular} \\
& & go back to main. \\
or & P2,\#00010000b & \begin{tabular}{l}
; Sends power to Q1 to disable \\
; current sense \\
; Makes sure the control input is \\
; still on
\end{tabular} \\
or & P3,\#00100000b &
\end{tabular}
end_T1_int:
ei
iret
iret
\begin{tabular}{|c|c|c|c|}
\hline ;Interrupt: & \multicolumn{3}{|l|}{Null interrupt} \\
\hline ;Function: & \multicolumn{3}{|l|}{Intercept any spurious interrupts.} \\
\hline ;Action: & \multicolumn{3}{|l|}{None. Just return from the interrupt.} \\
\hline \multicolumn{4}{|l|}{\multirow[t]{2}{*}{null_iret:}} \\
\hline & & & \\
\hline & and & irq,\#00100000b & ; Reset any spurious pending \\
\hline & & & ; interrupt. \\
\hline & \multicolumn{3}{|l|}{iret} \\
\hline
\end{tabular}
di ; disable interrupts and dbnce_actv,\#0 ; reset 'debounce active' flag ; Reset the interrupt source
; Don't take action if there is no ; Bail out.
; is still depressed
; If not, then it was just noise ; triggered
; go back to main.
; current sense to Q1 to disable
; Makes sure the control input is ; still on
; see if P20 is high (short
; condition)
; reset bit 5 of P3 to shut down ; MIC5013
; reset P26 to turn on ; overcurrent LED
; fall through to test open load ; condition, open and short
\begin{tabular}{|c|c|c|c|}
\hline \multicolumn{4}{|l|}{low_test:} \\
\hline & tm & P2,\#00000100b & ; see if P22 is high (low power ; condition). \\
\hline & jr & z,end_cond_int & ; jump if no low-voltage fault \\
\hline & and & P3,\#11011111b & ; reset P35 to shutdown the ; MIC5013 \\
\hline & Id & P2,\#01110111b & ```
; reset P27 to turn on "low
; power" LED
``` \\
\hline & jr & end_cond_int & ; done with power condition ; tests \\
\hline \multicolumn{4}{|l|}{hw_fault:} \\
\hline & and & P3,\#1100111b & ; LED - we have a circuit ; breaker malfunction - and ; turn off the MIC5013! \\
\hline & or & P2,\#00010000b & \begin{tabular}{l}
; turn off the "OK" LED, we have \\
; a HW fault and things are \\
; NOT OK!!
\end{tabular} \\
\hline
\end{tabular}
\(\qquad\)
;Interrupt: Emergency Override Switch Timer Interrupt
;Function: Keeps the MIC5013 alive while shorted in emergency situations.
;Action: When the manual override switch is depressed, internal timer
; \(\quad\) T1 begins counting for 11 ms (see main). At the end of this debounce routine, interrupt IRQ5 is asserted. This takes priority over the cond_int subroutine, and keeps the control input to the MIC5013 on while disabling the current sense by pulling the sense pin to ground through transistor Q1.
end_cond_int:
ret
;****************************************************************************************************
\(\qquad\)

\section*{Introduction}

In battery powered applications, such as laptop computers, power control has a major impact on battery life. For example, laptop or notebook computers often have a "sleep" mode, where the hard drive spins down and the display backlighting turns off while the RAM—containing valuable user data-is maintained. A microprocessor can easily make such power management decisions, but implementing the
hardware for the actual switching can be complicated. "Highside" switching is required; i.e., the positive supply voltage must be controlled. Common grounds for busses and shielding limits the possibility of "low side" switching in a standard negative ground system. This note discusses a logic controlled power switch that simplifies microprocessor driven high-side supply switching.


Figure 1. MIC5011 DB-1 Schematic Diagram.


Figure 2. MIC5011 DB-1 Low Voltage Logic Controlled Power Switch

\section*{Power Switches}

These high-side implementations have historically taken one of two forms: relays or PNP transistors. Both have drawbacks in that relatively large drive current is required: neither can be switched directly from a microprocessor port or standard logic. Mechanical relays are bulky, expensive, and have limited lifetimes. Bipolar transistors exhibit a fixed voltage drop that reduce margins, especially in 5V logic systems. This voltage drop has a devastating effect on defining battery end-of-life (per charge cycle).

Another method of power switching is the N -Channel DMOS FET. This FET has no inherent voltage drop, except for the \(I \times r_{D s}\) loss, and requires almost no drive power; unfortunately, it does need a gate driving voltage of from 4 V to 10 V above the supply voltage in high-side applications. In other words, it is an almost ideal switch.

\section*{DMOS FET Advantages vs. Relays}
- Non-mechanical (much longer life)
- No contact bounce
- Extremely low drive current requirement
- Smaller Size
- Lighter weight
- Lower cost

\section*{DMOS FET Advantages vs. PNP}
- No fixed voltage drop
- Extremely low drive current requirement
- Larger Safe Operating Region

\section*{The Micrel MIC5010 Family}

The MIC5011 and its relatives control the N-Channel DMOS FET by generating a gate drive control voltage 4 V to 10 V above the supply. Its CMOS compatible control input directly interfaces with microprocessors, and its BCD (Bipolar-CMOSDMOS) construction allows nearly zero power drain in the OFF state. Pairing the MIC5011 with a low cost DMOS FET gives you a simple, reliable, easy-to-interface method of power management.

The MIC5011 is designed for this application and features:
- 4.5 V to 32 V Operation
- Very low OFF power consumption- \(0.1 \mu \mathrm{~A}\) typical
- No external components required
- Built-in zener clamp for protecting standard DMOS gates
- Available in small 8-pin surface mount packages


Figure 3. MIC5011 Block Diagram and Typical Application

\section*{The IRLR024 N-Channel DMOS}

\section*{FET}

The \(100 \mathrm{~m} \Omega\) surface mount IRLR024 is employed as the pass device in this demonstration circuit. This N-Channel DMOS FET features "Logic Level" gate drive voltages and can pass over 50A of peak current (limited by power dissipation considerations). Key features include:
- Low ON resistance- \(100 \mathrm{~m} \Omega\) maximum
- "Logic Level" gate threshold-ON at \(\mathrm{VGS}=4 \mathrm{~V}\); VGS=5V for full enhancement.
- High pass current
- Surface mount package

One drawback of this "logic level" device is that its sensitive gate cannot withstand more than 10 V of VGS drive. Although the MIC5011 includes a protective zener clamp, the zener's 12.5 V threshold is inadequate. With supply voltages from 4.5 V to 7 V , this is not a problem; however, above 7 V , either an external zener clamp must be added to the MIC5011 gate drive output or else a standard threshold FET should be used.


Figure 4. IRLR024 DMOS FET


Figure 5. IRLR024 Characteristics

\section*{The Micrel MIC5011 DB-1 Demonstration Unit}

This demonstration unit is built on a single sided board using surface mount techniques. It has been designed to control 4.5 V to 7 V supplies, but can easily be modified to use 4.5 V to 32 V supply voltages. The first thing you will notice from the schematic, Figure 1, is its simplicity; only two components are needed. The MIC5011 contains all of the necessary intelligence and the drive circuitry required by the N -Channel DMOS FET.

Four lines provide + Vcc, Switched-Vcc, Control, and Ground. VCC and Switched-VCC are current carrying lines, so thick, low resistances traces are necessary. Both Control and Ground are low current lines, so thin traces are sufficient.

Simply connect Vcc to 4.5 V to 7 V , Switched-Vcc to your load, Control to a logic output, and Ground. When the logic
level is high (greater than approximately 3.5 V ), the load will be energized. The IRLR024 will exhibit less than \(100 \mathrm{~m} \Omega\) of resistance, so voltage drop, hence power loss, with typical peripherals will be low. Current drain of up to 16A continuous, 64A peak, can be drawn with suitable heatsinking (limit current to 3A without additional heatsinking). With a low logic level, the load will be switched off. Total power drain from the VCC line will be negligible; only approximately \(0.1 \mu \mathrm{~A}\) (leakage current) flows.

\section*{Application Notes Operating Voltages}

This circuit, as designed, controls 4.5 V to 7 V digital supply voltages. If higher voltages must be switched, one of two modifications must be made. To switch widely varying supplies in the 4.5 V to 32 V range, use an approximately 7.5 V zener clamp, such as the MLL4693 or equivalent, across the gate and source of the FET. If your application switches 7 V to 32V, replace the "logic level" FET with a standard gate N Channel DMOS FET, such as the IRF540, BUZ1LS2, or the SMP60N05. Regardless of the FET employed, the MIC5011 allows power control from a standard CMOS-level logic signal.

\section*{TO-220 Package FETs}

The MIC5011-DB1 demonstration board also allows using a standard TO-220 package FET. Connect the gate and source to the zener diode pads, and solder the tab (drain) to the drain heatsink pad. Remove the center lead drain connection. The TO-220 tab will extend from the top of the board a short distance.

\section*{Faster Switching}

If switching time is critical, adding a 1000 pF capacitor from pins 6-7 on the MIC5011 will help. Another 1000pF capacitor from pins 7-8 will further accelerate switching time, but by a smaller margin.

\section*{Dual Independent Switches}

When two separate circuits require switching, the MIC5012 Dual High Side FET Driver provides two independent drivers in a single 14-pin DIP or 16-pin surface mount package.

\section*{Over Current Protection}

Replace the MIC5011 with the MIC5013 to enable over current protection with fault detection and signalling. See the MIC5013 datasheet for further information and suggested component values.

\section*{Parts List}
- MIC5011BM Surface mount MOSFET driver
- IRLR024 Surface mount DMOS FET
- MLL4693 Surface mount 7.5V zener diode (optional)

\section*{Additional Notes}

Although the MIC5011 datasheet specifically states that a minimum of 7 V of supply voltage is required for high-side driving, the introduction of "logic level" N-Channel DMOS FETs requiring only 4 V to \(5 \mathrm{~V} \mathrm{~V}_{\mathrm{GS}}\) for full ON operation enables this minimum operating voltage to be lowered. The MIC5011 provides gate enhancement with supply voltages down to below 3.5 V . Variations in the control voltage threshold, however, restrict low voltage operations to somewhat less than 4.5 V (for lower voltage devices, please contact the factory).


Component Side

Solder Mask
Silk Screen

Figure 6. MIC5011 DB-1 Board Layout

\section*{Application Hint 9}

\section*{Low Voltage Operation of the MIC5014 Family}

\section*{by Brenda Kovacevic}

\section*{Introduction}

The current trend for more efficient use of power has led to a new standard in logic based systems: the use of 3.3 V logic as opposed to 5 V logic. Efficient power management is especially important in battery based systems such as portable laptop/notebook PCs and cellular phones where maximum use time is determined by battery life. The MIC5014 family has a minimum required supply rail of 2.75 V , which is the lowest required voltage of any high side driver in the industry! This makes the MIC5014 family ideal for use in any low voltage environment where power switching is necessary. This note briefly describes the characteristics of these devices at low voltages, and shows several example applications where the low voltage feature is used.

\section*{Typical Parameters at \(\mathrm{V}^{+}=3.3 \mathrm{~V}\)}

Table I shows the typical parameters expected at a 3.3 V supply voltage. At \(15 \mu \mathrm{~A}\) quiescent current and \(35 \mu \mathrm{~A}\) operating current, we offer very little battery drain at this voltage. Also worthy of attention is the fact that these devices offer a full 4.5 V gate enhancement with a supply voltage of only 3.0 V ! Perhaps the only drawback is the rise time at these low voltages, which is on the order of 35 to 40 ms . For most power switching applications in this voltage range,
this has not been seen to present difficulties and is a small price to pay for the greatly lowered battery drain. If faster switching speeds are desired, the rise time can be improved to 20 to 30 ms by bootstrapping off the positive supply, as shown in figure 1. Faster times than this can be attained by increasing the size of the bootstrap capacitor at the expense of the additional space required. Fall times remain on the order of 6 to10 \(\mu \mathrm{s}\).


Figure 1. Low Voltage Bootstrapped High Side Switch

Table 1: Typical Parameters at \(\mathrm{V}^{+}=3.3 \mathrm{~V}\)
\begin{tabular}{|l|c|c|}
\hline Parameter & Typical Value & Units \\
\hline Supply Current,Off State & 15 & \(\mu \mathrm{~A}\) \\
\hline Supply Current,On State & 35 & \(\mu \mathrm{~A}\) \\
\hline \begin{tabular}{l} 
High Side Turn-On Time \\
\(\left(\mathrm{C}_{\mathrm{L}}=1300 \mathrm{pF}\right)\)
\end{tabular} & 35 & ms \\
\hline Turn-Off Time & 6 & \(\mu \mathrm{~s}\) \\
\hline \begin{tabular}{l} 
Gate Enhancement \\
\(\left(\mathrm{V}_{\text {GATE }}-\mathrm{V}_{\text {SUPPLY }}\right)\)
\end{tabular} & 4.5 & V \\
\hline \begin{tabular}{l} 
Logic Input Current \\
(High State)
\end{tabular} & 1 & \(\mu \mathrm{~A}\) \\
\hline
\end{tabular}

\section*{Typical Low Voltage Applications}

\author{
Sleep Mode Switching
}

One commonly employed technique for extending battery life is the use of a "sleep mode" switch, in which the microprocessor shuts down all the functions that represent power drain after a preset time of nonuse while maintaining the system memory. This type of a switch must typically be a high side switch, or a switch that controls the availabllity of the positive supply, as standard computer or logic based systems often have common ground busses and /or shielding.

The MIC5016 plus two logic level FETs make an ideal dual sleep mode switch (figure2) without the bulk and unreliability of relays or the voltage drop of bipolar transistors (See Application Hint 5 for more information plus a board layout for sleep mode switching with regards to our MIC5011 high side driver).
A logic level FET is very similar to a regular power FET except for the threshold voltage requirements, which are VGS \(=4 \mathrm{~V}\) for turn-on and 5 V for full enhancement. A regular power FET would require a minimum of 10 V for full enhancement. This feature makes the logic level FET ideal for this kind of switching. The only drawback it has is that it's gate cannot withstand more than 10 V of enhancement. The MIC5014/5016 devices are equipped with an internal zener clamp, but at 15 V it will not save us here! We recommend that an external zener clamp or regular power FET be used if a supply higher than 4 V is required.
As the MIC5014 is pin to pin compatible with the MIC5011, the board layout for a single sleep mode switch as featured in Application Hint 5 will also work for the MIC5014.


\section*{Low Battery Sense and Disconnect}

When a battery is discharged to the point that the load goes significantly out of regulation, it is often beneficial to disconnect the load from the battery to prevent further discharge. In the case of NiCd or NiMH batteries, repeated deep discharging has a negative impact on battery life. A simple scheme can be formulated using the MIC2951 super low drop out regulator to generate a well regulated 3.3 V supply from four 1.2V battery cells. When the output drops to below \(5 \%\) of the rated value, the ERROR flag goes low, pulling down the RESETof the latch which shuts down the control input to the MIC5014. This turns off the MOSFET switch connecting the battery to the regulator. It is important to hold the SET input to the latch low for 30 to 40 ms on startup to allow the regulator to kick in. This output can also be fed to a microcontroller, signalling the user that it is time to charge his batteries.
Although it is possible to use feedback from the \(\overline{\mathrm{ERROR}}\) output to the shutdown input of the MIC2951 to perform this function, the addition of the MIC5014 and FET switch results in less current drain ( 20 to \(25 \mu \mathrm{~A}\) extra for the MIC5014 plus latch as opposed to the current required to bias and drive a bipolar transistor). It also allows the MIC2951 to act as the central controlling point for shutdown in applications where the unregulated battery voltage is fed to other subsystems, such as an SMPS converter, in addition to the MIC2951.


Figure 3: Low Battery Shutdown Switch

Figure 2: 3 to 4 V Dual Sleep Mode Switch

Table of Contents

\section*{Section 6: Switches and Transistors}
Integrated Switch Selection Guide ..... 6-2
Transistor Selection Guide ..... 6-3
MIC2505/2506 2A / Dual 1A / Integrated High-Side Switches ..... 6-4
MIC2507 Quad Integrated High-Side Switch ..... 6-11
MIC2514 IttyBitty \({ }^{\text {TM }}\) Integrated High-Side Switch ..... 6-18
MIC2525 USB High-Side Power Switch ..... 6-23
MIC2526 Dual USB High-Side Power Switch ..... 6-28
MIC2803 High-Voltage High-Current Darlington Array ..... 6-34
MIC94001 P-Channel MOSFET ..... 6-37
MIC94002 Dual P-Channel MOSFET ..... 6-39
MIC94030/94031 TinyFET™ P-Channel MOSFET ..... 6-41


\section*{Integrated MOSFET Switch Selection Guide}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline Device & Type & Switch Element &  & Operating Voltage & Maximum Switch Current & Output Resistance & \begin{tabular}{l}
Body \\
Diode Blocking
\end{tabular} & \begin{tabular}{l}
Open \\
Load \\
Detect
\end{tabular} & \begin{tabular}{l}
Gate \\
Capacitor Terminal
\end{tabular} & Under -voltage Lockout & Current Limit & Thermal Shutdown & \begin{tabular}{l}
Fault \\
Flag
\end{tabular} & Package \\
\hline MIC2505 & Single & N-channel & \(\square\) & 2.7 V to 7.5 V & 2A & 50 m @@5V & ■ & \(\square\) & \(\square\) & \(\square\) & \(\square\) & \(\square\) & \(\square\) & 8-pin SOIC \\
\hline MIC2506 & Dual & N-channel & \(\square\) & 2.7 V to 7.5V & 1A & 125m@@5V & \(\square\) & \(\square\) & & \(\square\) & ■ & \(\square\) & \(\square\) & 8-pin SOIC \\
\hline MIC2507 & Quad & N-channel & \(\square\) & 2.7 V to 7.5 V & 1A & 180 m @@5V & \(\square\) & \(\square\) & & \(\square\) & \(\square\) & \(\square\) & \(\square\) & 14-pin SOIC \\
\hline MIC2514 & Single & P-channel & & 3 V to 13.5 V & 400 mA & \(2.4 \Omega @ 5 \mathrm{~V}\) & & & & & \(\square\) & \(\square\) & & SOT-23-5 \\
\hline MIC2525 & Single & N-channel & \(\square\) & 2.7 V to 5.5 V & 1.25A & 140 m @@5V & \(\square\) & & \(\square\) & \(\square\) & \(\square\) & \(\square\) & \(\square\) & 8-pin SOIC, DIP \\
\hline MIC2526 & Dual & N -channel & \(\square\) & 2.7 V to 5.5 V & 1.25A & 140 m @@5V & \(\square\) & & & \(\square\) & \(\square\) & \(\square\) & \(\square\) & 8-pin SOIC, DIP \\
\hline
\end{tabular}


High-Side Switch


MIC2514 IttyBitty \({ }^{\text {TM }}\) Integrated High-Side Switch


MIC2506 Dual Integrated
High-Side Switch
MIC2526 Dual USB
High-Side Switch
MIC2505 Integrated
High-Side Switch
MIC2525 USB
High-Side Switch



\section*{General Description}

The MIC2505 and MIC2506 are single and dual integrated high-side power switches that consist of TTL compatible inputs, a charge pump, and protected N -channel MOSFETs. The MIC2505/6 can be used instead of separate high-side drivers and MOSFETs in many low-voltage applications.
The MIC2505 switches voltages ranging from 2.7V to 7.5 V and can deliver at least 2A continuous current. An MIC2506 can deliver at least 1 A continuous current from each output. A slow turn on feature prevents high inrush current when switching capacitive loads. The internal control circuitry is powered from the same 2.7 V to 7.5 V . An MIC2505/6 output can be forced higher than the input voltage safely while in the off mode.

Multipurpose open-drain fault flag outputs indicate overcurrent limiting, open-load detection, thermal shutdown, or undervoltage lockout for each channel.
Overcurrent limiting is internally fixed and requires no external components.
Open-load detection is active when the switch is off. When off, a normal load pulls the output pin low. If the load is open, an optional, external, high-value resistor pulls the output pin high, triggering the fault flag.
Thermal shutdown turns off the output if the die temperature exceeds approximately \(135^{\circ} \mathrm{C}\). The switch automatically restarts when the temperature falls \(10^{\circ} \mathrm{C}\).
Undervoltage lockout (UVLO) shuts off the output if the supply drops below 2.3 V typical and reenables the output when the supply exceeds 2.5 V typical.
The MIC2505/6 is available in the 8-pin SOIC and DIP packages with a temperature range of \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\).

\section*{Features}
- Low MOSFET on resistance to 2.7V \(30 \mathrm{~m} \Omega\) typical at 5 V (MIC2505) \(35 \mathrm{~m} \Omega\) typical at 3.3 V (MIC2505) \(75 \mathrm{~m} \Omega\) typical at 5 V (each MIC2506 output) \(80 \mathrm{~m} \Omega\) typical at 3.3 V (each MIC2506 output)
- 2.7 V to 7.5 V input
- \(110 \mu \mathrm{~A}\) typical on-state supply current
- \(1 \mu \mathrm{~A}\) typical off-state supply current
- Output can be forced higher than input (off-state)
- Current limit
- Thermal shutdown
- 2.5 V undervoltage lockout (UVLO)
- Open-load detection
- Open-drain fault flag
- 5ms (slow) turn-on and fast turnoff

\section*{Applications}
- 3.3 V and 5 V power management
- PC Card card inrush limiting switch
- Hot plug-in power supplies
- Battery-charger circuits

\section*{Ordering Information}
\begin{tabular}{|l|c|c|}
\hline Part Number & Temperature Range & Package \\
\hline Single Switch \\
\hline MIC2505BM & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & 8-pin SOIC \\
\hline MIC2505BN & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & 8-pin DIP \\
\hline Dual Switch & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & 8-pin SOIC \\
\hline MIC2506BM & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & 8-pin DIP \\
\hline MIC2506BN &
\end{tabular}

\section*{Typical Applications}


Single and Dual Switch/Circuit Breakers with Open-Load Detection and Fault Output

\section*{Pin Configuration}


8-Pin SOIC (M)
8-Pin DIP (N)

\section*{Pin Description}
\begin{tabular}{|c|c|l|l|}
\hline \begin{tabular}{c} 
Pin Number \\
MIC2505
\end{tabular} & \begin{tabular}{c} 
Pin Number \\
MIC2506
\end{tabular} & Pin Name & Pin Function \\
\hline 1 & \(1 / 4\) & CTL (A/B) & \begin{tabular}{l} 
Control (Input): Noninverting TTL compatible control input. \\
High (>1.8V typical) = on, low (<1.6V typical) \(=\) off.
\end{tabular} \\
\hline 2 & \(2 / 3\) & FLG (A/B) & \begin{tabular}{l} 
Fault Flag (Output): Active-low, open-drain output. If CTL is low, indicates \\
open load. If CTL is high, indicates current limit, thermal shutdown, or \\
UVLO.
\end{tabular} \\
\hline 3 & 6 & GND & Ground: Return. \\
\hline 4 & - & GATE & \begin{tabular}{l} 
Output MOSFET Gate: Open for fastest rise and fall times. Connect \\
capacitor to ground to slow rise and fall times.
\end{tabular} \\
\hline 5,7 & 7 & IN & \begin{tabular}{l} 
Supply Input: Output MOSFET drain. Also supplies IC's internal circuitry. \\
Connect to supply. \\
MIC2505 only: pins 5 and 7 must be externally connected.
\end{tabular} \\
\hline 6,8 & \(8 / 5\) & OUT (A/B) & \begin{tabular}{l} 
Switch Output: Output MOSFET source. Typically connect to switched side \\
of load. Output voltage can be pulled above input voltage in off mode. \\
MIC2505 only: pins 6 and 8 must be externally connected.
\end{tabular} \\
\hline
\end{tabular}

\section*{Absolute Maximum Ratings}

Supply Voltage ( \(\mathrm{V}_{\mathrm{IN}}\) ) .................................................. 8.0V
Fault Flag Voltage ( \(\mathrm{V}_{\mathrm{FLG}}\) )........................................... 7.5 V
Fault Flag Current ( \(\mathrm{I}_{\mathrm{FLG}}\) ) .......................................... 50 mA
Output Voltage ( \(\mathrm{V}_{\text {OUT }}\) ) ............................................... 7.5 V
Output Current (IOUT)
Internally Limited
Gate Voltage ( \(\mathrm{V}_{\text {GATE }}\) ) ....................................... \(\mathrm{V}_{\mathrm{IN}}+15 \mathrm{~V}\)
Control Input ( \(\mathrm{V}_{\mathrm{CTL}}\) ) ..................................... -0.3 V to 15 V
Storage Temperature \(\left(\mathrm{T}_{\mathrm{A}}\right)\)....................... \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
Lead Temperature (Soldering 5 sec.) ....................... \(260^{\circ} \mathrm{C}\)

\section*{Operating Ratings}

Supply Voltage ( \(\mathrm{V}_{\mathrm{IN}}\) ) .................................. +2.7 V to +7.5 V
Ambient Operating Temperature \(\left(T_{A}\right) \ldots . . . . .-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)
Thermal Resistance
\(\operatorname{SOIC}\left(\theta_{\mathrm{JA}}\right)\)
\(160^{\circ} \mathrm{C} / \mathrm{W}\)
\(\operatorname{DIP}\left(\theta_{J A}\right)\)
\(160^{\circ} \mathrm{C} / \mathrm{W}\)

\section*{Electrical Characteristics}
\(\mathrm{V}_{\text {IN }}=+5 \mathrm{~V}\); GATE \(=\) open; \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\), bold indicates \(-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}\); unless noted
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Parameter & \multicolumn{2}{|l|}{Condition} & Min & Typ & Max & Units \\
\hline \multirow[t]{2}{*}{Supply Current} & MIC2505 & \begin{tabular}{l}
\(\mathrm{V}_{\mathrm{CTL}}=\) logic 0 , OUT \(=\) open \\
\(\mathrm{V}_{\mathrm{CTL}}=\operatorname{logic} 1\), OUT \(=\) open
\end{tabular} & & \[
\begin{array}{r}
.75 \\
110
\end{array}
\] & \[
\begin{gathered}
5 \\
160
\end{gathered}
\] & \(\mu \mathrm{A}\) \(\mu \mathrm{A}\) \\
\hline & MIC2506 & \begin{tabular}{l}
\(\mathrm{V}_{\mathrm{CTL}}=\) logic 0 , OUT \(=\) open \\
\(\mathrm{V}_{\mathrm{CTL}}=\) logic \(1, \mathrm{OUT}=\) open
\end{tabular} & & \[
\begin{gathered}
.75 \\
110
\end{gathered}
\] & \[
\begin{gathered}
5 \\
160
\end{gathered}
\] & \begin{tabular}{l}
\(\mu \mathrm{A}\) \\
\(\mu \mathrm{A}\)
\end{tabular} \\
\hline Control Input Voltage & \multicolumn{2}{|l|}{\[
\begin{aligned}
& \mathrm{V}_{\mathrm{CTL}}=\text { logic } 0 \rightarrow \text { logic } 1 \text { transition } \\
& \mathrm{V}_{\mathrm{CTL}}=\text { logic } 1 \rightarrow \text { logic } 0 \text { transition }
\end{aligned}
\]} & 0.8 & \[
\begin{aligned}
& 2.1 \\
& 1.9
\end{aligned}
\] & 2.4 & \[
\begin{aligned}
& \mathrm{V} \\
& \mathrm{~V}
\end{aligned}
\] \\
\hline Control Input Current & \multicolumn{2}{|r|}{\[
\begin{aligned}
& \mathrm{V}_{\mathrm{CTL}}=\operatorname{logic} 0 \\
& \mathrm{~V}_{\mathrm{CTL}}=\operatorname{logic} 1
\end{aligned}
\]} & & \[
\begin{aligned}
& 0.01 \\
& 0.01
\end{aligned}
\] & \[
\begin{aligned}
& 1 \\
& 1
\end{aligned}
\] & \begin{tabular}{l}
\(\mu \mathrm{A}\) \\
\(\mu \mathrm{A}\)
\end{tabular} \\
\hline Control Input Capacitance & & & & 1 & & pF \\
\hline \multirow[t]{2}{*}{Output MOSFET Resistance} & MIC2505 & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{IN}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\
& \mathrm{~V}_{\mathrm{IN}}=5 \mathrm{~V},-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<+85^{\circ} \mathrm{C} \\
& \mathrm{~V}_{\mathrm{IN}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\
& \mathrm{~V}_{\mathrm{IN}}=3.3 \mathrm{~V},-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<+85^{\circ} \mathrm{C}
\end{aligned}
\] & & 30
35 & \[
\begin{aligned}
& 50 \\
& 60 \\
& 60 \\
& 75
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{m} \Omega \\
& \mathrm{~m} \Omega \\
& \mathrm{~m} \Omega \\
& \mathrm{~m} \Omega
\end{aligned}
\] \\
\hline & MIC2506 & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{IN}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\
& \mathrm{~V}_{\mathrm{IN}}=5 \mathrm{~V},-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<+85^{\circ} \mathrm{C} \\
& \mathrm{~V}_{\mathrm{IN}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\
& \mathrm{~V}_{\mathrm{IN}}=3.3 \mathrm{~V},-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<+85^{\circ} \mathrm{C}
\end{aligned}
\] & & \[
\begin{aligned}
& 75 \\
& 80
\end{aligned}
\] & \[
\begin{aligned}
& 125 \\
& 150 \\
& 135 \\
& 165
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{m} \Omega \\
& \mathrm{~m} \Omega \\
& \mathrm{~m} \Omega \\
& \mathrm{~m} \Omega
\end{aligned}
\] \\
\hline \multirow[t]{2}{*}{Output Turn-On Delay} & MIC2505 & \(\mathrm{R}_{\mathrm{L}}=10 \Omega\) & 200 & 850 & 2000 & \(\mu \mathrm{s}\) \\
\hline & MIC2506 & \(R_{L}=10 \Omega\) each output & 100 & 700 & 2000 & \(\mu \mathrm{s}\) \\
\hline \multirow[t]{2}{*}{Output Turn-On Rise Time} & MIC2505 & \(\mathrm{R}_{\mathrm{L}}=10 \Omega\) & 500 & 3000 & 7500 & \(\mu \mathrm{s}\) \\
\hline & MIC2506 & \(R_{L}=10 \Omega\) each output & 200 & 2000 & 6000 & \(\mu \mathrm{s}\) \\
\hline \multirow[t]{2}{*}{Output Turn-Off Delay} & MIC2505 & \(\mathrm{R}_{\mathrm{L}}=10 \Omega\) & & 0.7 & 20 & \(\mu \mathrm{s}\) \\
\hline & MIC2506 & \(R_{L}=10 \Omega\) each output & & 0.8 & 20 & \(\mu \mathrm{S}\) \\
\hline \multirow[t]{2}{*}{Output Turn-Off Fall Time} & MIC2505 & \(R_{L}=10 \Omega\) & & 1.5 & 20 & \(\mu \mathrm{s}\) \\
\hline & MIC2506 & \(R_{L}=10 \Omega\) each output & & 0.7 & 20 & \(\mu \mathrm{s}\) \\
\hline Output Leakage Current & & & & & 10 & \(\mu \mathrm{A}\) \\
\hline \multirow[t]{2}{*}{Current Limit Threshold} & MIC2505 & & 2 & 4 & & A \\
\hline & MIC2506 & & 1 & 2 & 3 & A \\
\hline Open Load Threshold & & \(\mathrm{V}_{\text {CTL }}=\) logic low, Note 1 & 0.5 & 1 & 1.5 & V \\
\hline Overtemperature Shutdown Threshold & & \(T_{j}\) increasing \(T_{J}\) decreasing & & \[
\begin{aligned}
& 135 \\
& 125
\end{aligned}
\] & & \[
\begin{aligned}
& { }^{\circ} \mathrm{C} \\
& { }^{\circ} \mathrm{C}
\end{aligned}
\] \\
\hline Error Flag Output Resistance & & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{IN}}=5 \mathrm{~V}, \mathrm{I}_{\mathrm{L}}=10 \mathrm{~mA} \\
& \mathrm{~V}_{\mathrm{IN}}=3.3 \mathrm{~V}, \mathrm{I}_{\mathrm{L}}=10 \mathrm{~mA}
\end{aligned}
\] & & \[
\begin{aligned}
& 10 \\
& 15
\end{aligned}
\] & \[
\begin{aligned}
& 25 \\
& 40
\end{aligned}
\] & \[
\begin{aligned}
& \Omega \\
& \Omega
\end{aligned}
\] \\
\hline Error Flag Off Current & & \(\mathrm{V}_{\mathrm{FLAG}}=5 \mathrm{~V}\) & & 0.01 & 1 & \(\mu \mathrm{A}\) \\
\hline UVLO Threshold & & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{IN}}=\text { increasing } \\
& \mathrm{V}_{\mathrm{IN}}=\text { decreasing }
\end{aligned}
\] & \[
\begin{aligned}
& 2.2 \\
& 2.0
\end{aligned}
\] & \[
\begin{aligned}
& 2.5 \\
& 2.3
\end{aligned}
\] & \[
\begin{aligned}
& 2.7 \\
& 2.5
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{V} \\
& \mathrm{~V}
\end{aligned}
\] \\
\hline
\end{tabular}

General Note: Devices are ESD protected, however, handling precautions recommended.
General Note: All limits guaranteed by testing or statistical analysis.
Note 1: Open load threshold is the OUT voltage where FLG becomes active (low). OUT driven high externally.
Test Circuits


\section*{Typical Characteristics Note 2}













\section*{Block Diagrams}


MIC2506 Block Diagram

\section*{Functional Description}

The MIC2505/6 is a noninverting high-side switch. A logichigh control input turns on the output transistor, and a logiclow turns off the output transistor. Fault conditions turn off or inhibit turn on of the output transistor.

\section*{Control Input}

Applying a logic-high input to CTL (control input) activates the oscillator, thermal shutdown, UVLO, 1.2V reference, and gate control circuits. If there are no fault conditions, the output MOSFET turns on.

\section*{Reference}

The 1.2 V bandgap reference supplies a regulated voltage to the thermal shutdown and undervoltage lockout circuits. The reference is only active when CTL is high.

\section*{Oscillator/Charge Pump}

The oscillator produces an 80 kHz square wave output which drives the charge pump. The oscillator is disabled when CTL is low or during UVLO.
The charge pump is a voltage quintupler (5x). The charge pump capacitors are self contained.

\section*{Gate Control}

The gate control circuit charges the output MOSFET gate from the charge pump output or discharges the MOSFET gate to ground as determined by CTL, thermal shutdown, or UVLO (undervoltage lockout).
An optional, external capacitor may be connected to the MIC2505 GATE to lengthen the rise and fall times. This slows the turn on and turn off of the MOSFET output switch.

\section*{Input and Output}

IN (input) is the supply connection to the logic circuitry and the drain of the output MOSFET. OUT (output) is the source of the output MOSFET. In a typical circuit, current flows through the switch from IN to OUT toward the load.
The output MOSFET and driver circuitry are also designed to allow the MOSFET source to be externally forced to a higher voltage than the drain \(\left(\mathrm{V}_{\text {OUT }}>\mathrm{V}_{\text {IN }}\right)\) when CTL is low (switch off). In this situation, the MIC2505/6 avoids undesirable drain to body diode current flow by grounding the body when the switch is off. (The conventional method for optimum turn on threshold has the source connected to the body. This would allow a large current to flow when \(\mathrm{V}_{\text {source }}>\mathrm{V}_{\text {drain }}+0.6 \mathrm{~V}\).) MIC2505 only
Duplicate IN and OUT leads are not internally connected and must be connected externally for proper operation.

\section*{Thermal Shutdown}

Thermal shutdown shuts off the output MOSFET and signals the fault flag if the die temperature exceeds \(135^{\circ} \mathrm{C} .10^{\circ} \mathrm{C}\) of hysteresis prevents the switch from turning on until the die temperature drops to \(125^{\circ} \mathrm{C}\).
Overtemperature detection functions only when the control input is high (output MOSFET is on).

\section*{Undervoltage Lockout}

UVLO (undervoltage lockout) prevents the output MOSFET from turning on until IN (input voltage) exceeds 2.5 V typical. After the switch turns on, if the voltage drops below 2.3 V typical, UVLO shuts off the output MOSFET and signals the fault flag.
Undervoltage detection functions only when the control input is high (output MOSFET is on).

\section*{Overcurrent Limit}

The overcurrent limit is preset internally. The preset level prevents damage to the output MOSFET but allows a minimum current of 2 A through the output MOSFET for the MIC2505 and 1A for each output MOSFET for the MIC2506. Output current is monitored by sensing the voltage drop across the output MOSFET drain metal resistance.
Overcurrent detection functions only when the control input is high (output MOSFET is on).

\section*{Open-Load Detection}

Open-load detection indicates the absence of an output load by signaling the fault flag. Open-load detection is optional and is enabled by connecting a high-value pull-up resistor between IN and OUT. If there is no load, the circuit detects a high OUT (output) voltage (typically \(\geq 1 \mathrm{~V}\) ) and signals the fault flag. Under normal conditions, the low resistance of a typical load pulls OUT low.
Open-load detection functions only when the control input is low (output MOSFET is off).

\section*{Fault Flag}

FLG is an N-channel, open-drain MOSFET output. The faultflag is active (low) for one or more of the following conditions: open load, undervoltage, current limit, or thermal shutdown. The flag output MOSFET is capable of sinking a 10 mA load to typically 100 mV above ground.

\section*{Applications Information}

\section*{Supply Filtering}

A \(0.1 \mu \mathrm{~F}\) to \(1 \mu \mathrm{~F}\) bypass capacitor from IN to GND, located at the MIC2505/6, is strongly recommended to control supply transients. Without a bypass capacitor, an output short may cause sufficient ringing on the input (from supply lead inductance) to destroy the internal control circuitry.
Input transients must not exceed the absolute maximum supply voltage ( \(V_{\text {IN max }}=7.5 \mathrm{~V}\) ) even for a short duration.


Figure 1. Supply Bypassing
The bypass capacitor may be omitted only if board design precautions are followed, such as using extremely short supply leads or power and ground planes.

\section*{Control Input}

CTL must be driven logic high or logic low, or be pulled high or low for a clearly defined input. Floating the input may cause unpredictable operation.

\section*{Open-Load Detection}

Refer to Typical Applications (first page).
The optional open-load detection resistor supplies a small current to the load when the MIC2505/6 is off. (A 100k resistor will draw \(50 \mu \mathrm{~A}\) from a 5 V supply.) Normally, the load dominates, pulling OUT low. If the load is absent, the optional resistor pulls OUT high, activating the fault flag.
Open-load detection will not function with a pure capacitive load.
Omit the resistor when open load detection is not required and for the minimum off-state supply current.

\section*{Power Bus Switch}

The MIC2505/6 features a MOSFET switch circuit that prevents current from flowing backwards (from OUT to IN) when CTL is low (switch off). In figure 2, when U1 is on and U2 is off, this feature prevents current flow from the load (5V) backward through U2 to the 3.3 V supply. (If a discrete

MOSFET and driver were used, the MOSFET's internal body diode would short the 5 V load to the 3.3 V supply.)
In a bus switch circuit, FLG will be active (low) on any switch that is off, whenever the load voltage is greater than the open load threshold (approximately 1V).


Figure 2. 5V/3.3V Switch Concept
This circuit's function would otherwise require a dual driver, two MOSFETs, plus two diodes (or a dual driver plus four MOSFETs).

\section*{Hot Plug-In Applications}

The MIC2505/6 can be used to protect the socket-side and card-side of a supply circuit from transients caused when a capacitive load is connected to an active supply.
The switch presents a high impedance when off, and slowly becomes a low impedance as it turns on. This reduces the inrush current and related voltage drop that result from charging a capacitive load.


Figure 3. Hot Plug-In Concept
The gate capacitor slows the turn on time even more, reducing the inrush.

\section*{General Description}

The MIC2507 is a quad integrated high-side power switch that consists of four protected N-channel MOSFET output pass transistors each with a dedicated TTL compatible input and charge pump. The MIC2507 can be used instead of separate high-side drivers and MOSFETs in many lowvoltage applications.
The MIC2507 switches 2.7 V to 7.5 V and can deliver at least 1 A continuous current from any individual output. A slow turn-on feature prevents high inrush current when switching capacitive loads. The internal control circuitry is powered from switch \#1's supply input. The MIC2507 allows any output to be pulled higher than its input voltage while in the off state.
A multipurpose open-drain fault flag output indicates overcurrent limiting, open-load detection, and thermal shutdown.
Overcurrent limiting is internally fixed and requires no external components.
Open-load detection is active only when the switch is off. Open-load detection requires one high-value resistor from the load to the supply.
Thermal shutdown turns off the output if the die temperature exceeds approximately \(135^{\circ} \mathrm{C}\). The switch automatically restarts when the temperature falls \(10^{\circ} \mathrm{C}\).
The MIC2507 is available in SOIC packages with a temperature range of \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\).

\section*{Features}
- 2.7 V to 7.5 V supply
- Current limit
- Open-load detection
- Thermal shutdown
- Open-drain fault flag
- <1 \(\mu \mathrm{A}\) off-state current
- Slow turn-on and fast turnoff

1 ms typical rise time (load dependent)
- Low MOSFET on-resistance
\(120 \mathrm{~m} \Omega\) typical at 5 V
\(130 \mathrm{~m} \Omega\) typical at 3.3 V

\section*{Applications}
- Battery Management
- Power Management

\section*{Ordering Information}
\begin{tabular}{|l|c|c|}
\hline Part Number & Temperature Range & Package \\
\hline MIC2507BM & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & 14-lead SOIC \\
\hline
\end{tabular}

\section*{Typical Application}


Distributed-Load Power Switch

\section*{Pin Configuration}

\section*{MIC2507}


14-Pin SOIC (M)

\section*{Pin Description}
\begin{tabular}{|c|l|l|}
\hline Pin Number & Pin Name & Pin Function \\
\hline 1 & IN1 & \begin{tabular}{l} 
Supply \#1 Input: Output MOSFET drain. Also is the supply input for the \\
common oscillator, thermal shutdown, and flag circuitry. Must be powered to \\
use switch \#2, \#3, or \#4. Connect to supply for switch \#1.
\end{tabular} \\
\hline 2 & OUT1 & \begin{tabular}{l} 
Switch \#1 Output: Output MOSFET source. Typically connect to switched \\
side of load. Output can be pulled above input voltage in off mode.
\end{tabular} \\
\hline 3 & CTL1 & Control \#1 (Input): Noninverting TTL compatible control input. \\
\hline 4 & GND & Ground: Power return. \\
\hline 5 & CTL2 & Control \#2 (Input): Same function as CTL1. \\
\hline 6 & OUT2 & Supply \#2 Output: Output MOSFET source. \\
\hline 7 & IN2 & \begin{tabular}{l} 
Switch \#2 Input: Output MOSFET drain. Also is supply voltage for \\
respective channel control input and charge pump.
\end{tabular} \\
\hline 8 & OUT3 & Switch \#3 Input: Same function as IN2. \\
\hline 9 & CTL3 & Supply \#3 Output: Output MOSFET source. \\
\hline 10 & FLAG & Control \#3 (Input): Same function as CTL1. \\
\hline 11 & CTL4 & \begin{tabular}{l} 
Fault Flag (Output): Active-low, open-drain output. If all CTLs are low, \\
indicates open load. If any CTL is high, indicates current limit or thermal \\
shutdown.
\end{tabular} \\
\hline 12 & OUT4 & Control \#4 (Input): Same function as CTL1. \\
\hline 13 & IN4 & Supply \#4 Input: Output MOSFET source. \\
\hline 14 & & Switch \#4 Output: Same function as IN2. \\
\hline
\end{tabular}

\section*{Absolute Maximum Ratings}

Supply Voltage ( \(\mathrm{V}_{\text {IN max }}\) ) 8V
Output Current (I OUT max \()\)........................ Internally Limited Control Input ( \(\mathrm{V}_{\text {CTLn min/max }}\) ) -0.3 V to 15 V
Fault Flag Voltage ( \(\mathrm{V}_{\mathrm{FLG} \text { max }}\) ) ...................................... 40 V
Fault Flag Current ( \(\mathrm{I}_{\text {FLG max }}\) ) ..................................... 25 mA
Storage Temperature .............................. \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
Lead Temperature \(\qquad\) \(260^{\circ} \mathrm{C}\) Junction Temperature ( \(\mathrm{T}_{\mathrm{J}}\) ) \(\qquad\) Internally Limited

\section*{Operating Ratings}

Supply Voltage ( \(\mathrm{V}_{\mathrm{IN}}\) ) ....................................... +2.7 V to +7.5 V
Ambient Operating Temperature \(\left(T_{A}\right) \ldots . . . . .-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)
Thermal Resistance \(\left(\theta_{\mathrm{JA}}\right)\)..................................... \(120^{\circ} \mathrm{C} / \mathrm{W}\)

\section*{Electrical Characteristics}
\(\mathrm{V}_{\mathrm{IN}}=+5 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\), bold values indicated \(-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}\); unless noted.
\begin{tabular}{|c|c|c|c|c|c|}
\hline Parameter & Condition & Min & Typ & Max & Units \\
\hline \multirow[t]{3}{*}{Supply Current} & CTL1-4 = logic 0; OUT = open & & 0.1 & 10 & \(\mu \mathrm{A}\) \\
\hline & CTL1 = logic 1; CTL2-4 = logic 0; OUT = open & & 80 & 160 & \(\mu \mathrm{A}\) \\
\hline & CTL1-4 = logic 1; OUT = open & & 100 & 180 & \(\mu \mathrm{A}\) \\
\hline \multirow[t]{2}{*}{Control Input Threshold Voltages} & \(\mathrm{V}_{\text {CTLn }}\) rising & & 1.9 & 2.4 & V \\
\hline & \(\mathrm{V}_{\text {CTLn }}\) falling & 0.8 & 1.6 & & V \\
\hline \multirow[t]{2}{*}{Control Input Current} & CTL \(n=\) logic 0 & & 0.010 & 1 & \(\mu \mathrm{A}\) \\
\hline & CTL \(n=\) logic 1 & & 0.010 & 1 & \(\mu \mathrm{A}\) \\
\hline Control Input Capacitance & & & 1 & & pF \\
\hline \multirow[t]{2}{*}{Output MOSFET Resistance} & \(\mathrm{V}_{\mathrm{IN}}=5 \mathrm{~V}\) & & 120 & \[
\begin{aligned}
& 180 \\
& 240
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{m} \Omega \\
& \mathrm{~m} \Omega
\end{aligned}
\] \\
\hline & \(\mathrm{V}_{\text {IN }}=3.3 \mathrm{~V}\) & & 130 & \[
\begin{aligned}
& 200 \\
& 260
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{m} \Omega \\
& \mathrm{~m} \Omega
\end{aligned}
\] \\
\hline Output Leakage & & & 0.05 & 10 & \(\mu \mathrm{A}\) \\
\hline Output Turn-On Delay Time & \(R_{L}=10 \Omega\) each output & & 0.5 & 1.5 & ms \\
\hline Output Turn-On Rise Time & \(R_{L}=10 \Omega\) each output & & 1.6 & 5.0 & ms \\
\hline Output Turn-off Delay + Fall Time & \(R_{L}=10 \Omega\) each output & & 1.0 & 10 & \(\mu \mathrm{s}\) \\
\hline Current Limit Threshold & & 1 & 2 & & A \\
\hline Open Load Threshold & CTLn = logic low, Note 1 & & 1.1 & 1.6 & V \\
\hline \multirow[t]{2}{*}{Overtemperature Threshold} & \(\mathrm{T}_{\mathrm{J}}\) increasing & & 135 & & \({ }^{\circ} \mathrm{C}\) \\
\hline & \(\mathrm{T}_{J}\) decreasing & & 125 & & \({ }^{\circ} \mathrm{C}\) \\
\hline \multirow[t]{2}{*}{Error Flag Output Resistance} & \(\mathrm{V}_{\mathrm{IN}}=5 \mathrm{~V}\) & & 160 & 300 & \(\Omega\) \\
\hline & \(\mathrm{V}_{\text {IN }}=3.3 \mathrm{~V}\) & & 240 & 500 & \(\Omega\) \\
\hline Error Flag Saturation Voltage & \(\mathrm{I}_{\mathrm{L}}=1 \mathrm{~mA}\) & & 160 & 300 & mV \\
\hline
\end{tabular}

General Note: Devices are ESD protected; however, handling precautions are recommended.
Note 1: Open load threshold is the OUT voltage where FLG becomes active (low). OUT driven externally.

\section*{Typical Characteristics}


Turn-Off












\section*{Typical Characteristics}


\section*{Block Diagram}


\section*{Functional Description}

The MIC2507 is a noninverting device. A TTL high applied to a CTL (control) input turns on the respective output transistor. A TTL low turns off the output transistor. Overcurrent and overtemperature fault conditions inhibit MOSFET turn on.

\section*{Supply Inputs}

IN1 (supply input \#1) is the supply side of switch \#1 but also powers the common oscillator, thermal shutdown, and flag. Power must be applied to IN1 to use switch \#2, \#3, or \#4. IN1 powers the charge pump for switch \#1.
IN2, IN3, and IN4 are the supplies for switches \#2, \#3, and \#4, respectively. Each supply input powers its respective charge pump and control input circuitry.

\section*{Control Input}

Applying a TTL high signal to any CTL input activates the oscillator and the CTL input's respective charge pump and gate control circuit. If there are no fault conditions, the output MOSFET turns ON.

\section*{Oscillator/Charge Pump}

The oscillator produces a 100 kHz square wave output which drives each charge pump. The oscillator is disabled when all CTL inputs are low or die temperature is greater than \(135^{\circ} \mathrm{C}\). Each charge pump is a voltage quintupler ( \(5 \times\) ). Its output voltage is clamped to prevent the output switch gate oxide damage. The charge pump capacitors are self contained.

\section*{Gate Control}

Each gate control circuit charges the output MOSFET's gate from its charge pump or discharges the MOSFET gate to ground as determined by the control input and thermal shutdown.

\section*{Thermal Shutdown}

Thermal shutdown shuts off all output MOSFETs and signals the fault flag if the die temperature exceeds approximately \(135^{\circ} \mathrm{C} .10^{\circ} \mathrm{C}\) of hysteresis prevents the switch from turning on until the die temperature drops to approximately \(125^{\circ} \mathrm{C}\).
Thermal shutdown is indicated by the fault flag only when CTL is high (MOSFET on).

\section*{Overcurrent Limit}

The overcurrent limit level is preset internally. The preset level prevents damage to the output MOSFET but allows a minimum current of 1 A through the output MOSFET. Output current is monitored across an internal shunt resistor.
Overcurrent detection functions only when CTL is logic high (output is on).

\section*{Open-Load Detection}

Open-load detection indicates the absence of an output load by signaling the fault flag. Open-load detection is optional and is enabled by connecting a high-value pull-up resistor between IN and OUT. If there is no load, the circuit detects a high OUT voltage and signals the fault flag. Under normal conditions, the low resistance of a typical load pulls OUT low.
Open-load detection functions only when CTL is low (output is off).

\section*{Fault Flag}

FLG (fault flag) is an N-channel open-drain MOSFET output. The fault-flag MOSFET is active (low) for one or more of the following conditions on any one or more outputs: open load, current limit, or thermal shutdown.

\section*{General Description}

The MIC2514 is an integrated high-side power switch that consists of a TTL compatible input and protected P-channel MOSFET. The MIC2514 can be used instead of a separate high-side driver and MOSFET in many lowvoltage applications.
The MIC2514 switches voltage ranging from 3 V to 13.5 V and delivers more than 400 mA continuous current. A slow turnon feature prevents high inrush current when switching capacitive loads. The internal control circuitry is powered from the unswitched 3 V to 13.5 V input.
Current limiting is internally fixed at approximately 1.9A and requires no external components.
Thermal shutdown turns off the output if the die temperature exceeds approximately \(170^{\circ} \mathrm{C}\).
The MIC2514 is available in the 5 -lead SOT-23-5 package with a temperature range of \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\).

\section*{Features}
- MOSFET on-resistance
\(1.5 \Omega\) typical at 5 V
\(0.95 \Omega\) typical at 12 V
- 3 V to 13.5 V input
- \(25 \mu \mathrm{~A}\) typical on-state supply current at 5 V
- <1 \(\mu \mathrm{A}\) typical off-state supply current at 5V
- Current limit
- Thermal shutdown
- Slow turn-on

\section*{Applications}
- 3.3 V to 13.5 V power management

\section*{Ordering Information}
\begin{tabular}{|l|c|c|}
\hline Part Number & Temperature Range & Package \\
\hline MIC2514BM5 & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & SOT-23-5 \\
\hline
\end{tabular}

\section*{Pin Configuration}

5-Lead SOT-23-5 (M5)

\section*{Typical Application}


High-Side Power Switch

\section*{Pin Description}
\begin{tabular}{|c|c|l|}
\hline Pin Number & Pin Name & Pin Function \\
\hline 1 & CTL & \begin{tabular}{l} 
Control (Input): Noninverting TTL compatible control input. \\
High = on, low = off.
\end{tabular} \\
\hline 2 & GND & Ground \\
\hline 3 & IN & \begin{tabular}{l} 
Supply Input: Output MOSFET source. Also supplies IC's internal circuitry. \\
Connect to supply.
\end{tabular} \\
\hline 4 & OUT & \begin{tabular}{l} 
Switch Output: Output MOSFET drain. Connect to switched side \\
of load.
\end{tabular} \\
\hline 5 & NC & \begin{tabular}{l} 
Not internally connected. Connect to ground plane for lowest package \\
thermal resistance.
\end{tabular} \\
\hline
\end{tabular}

\section*{Absolute Maximum Ratings}

Supply Voltage ( \(\mathrm{V}_{\mathrm{IN}}\) ) \(\qquad\)\(+20 \mathrm{~V}\)
Output Current (lout)

\(\qquad\)
 Internally Limited Control Input ( \(\mathrm{V}_{\text {CTL }}\) ) \(\qquad\)
Storage Temperature ( \(\mathrm{T}_{\mathrm{A}}\) ) \(\qquad\) \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)

\section*{Operating Ratings}

Supply Voltage ( \(\mathrm{V}_{\mathbb{I N}}\) ) +3 V to +13.5 V Ambient Operating Temperature \(\left(\mathrm{T}_{\mathrm{A}}\right) \ldots . . . . . .40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) Thermal Resistance

\begin{abstract}
\(\left(\theta_{\mathrm{JA}}\right)\)
\(220^{\circ} \mathrm{C} / \mathrm{W}\)
\(\left(\theta_{\mathrm{Jc}}\right)\) \(130^{\circ} \mathrm{C} / \mathrm{W}\)
\end{abstract}

\section*{Electrical Characteristics}
\(\mathrm{V}_{\mathrm{IN}}=+5 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\), except bold values indicate \(-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 85^{\circ} \mathrm{C}\), Note 1 ; unless noted.
\begin{tabular}{|c|c|c|c|c|c|}
\hline Parameter & Condition & Min & Typ & Max & Units \\
\hline \multirow[t]{2}{*}{Supply Current} & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{CTL}}=\operatorname{logic} 0, \mathrm{~V}_{\mathrm{IN}}=5 \mathrm{~V} \\
& \mathrm{~V}_{\mathrm{CTL}}=\operatorname{logic} 0, \mathrm{~V}_{\mathrm{IN}}=13.5 \mathrm{~V}
\end{aligned}
\] & & \[
\begin{aligned}
& \hline 0.6 \\
& 2.0
\end{aligned}
\] & \[
\begin{aligned}
& 10 \\
& 25
\end{aligned}
\] & \[
\mu \mathrm{A}
\]
\[
\mu \mathrm{A}
\] \\
\hline & \[
\begin{aligned}
\mathrm{V}_{\mathrm{CTL}} & =\text { logic } 1, \mathrm{~V}_{\mathrm{IN}}=3 \mathrm{~V} \\
\mathrm{~V}_{\mathrm{CTL}} & =\text { logic } 1, \mathrm{~V}_{\mathrm{IN}}=5 \mathrm{~V} \\
\mathrm{~V}_{\mathrm{CTL}} & =\text { logic } 1, \mathrm{~V}_{\mathrm{IN}}=13.5 \mathrm{~V}
\end{aligned}
\] & & \[
\begin{aligned}
& 10 \\
& 25 \\
& 95
\end{aligned}
\] & \[
\begin{gathered}
20 \\
40 \\
200
\end{gathered}
\] & \begin{tabular}{l}
\(\mu \mathrm{A}\) \\
\(\mu \mathrm{A}\) \\
\(\mu \mathrm{A}\)
\end{tabular} \\
\hline \multirow[t]{2}{*}{Control Input Voltage} & \(\mathrm{V}_{\text {CTL }}=\) logic \(0,3 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 13.5 \mathrm{~V}\) & 0 & & 0.8 & V \\
\hline & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{CTL}}=\text { logic } 1,3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq 5 \mathrm{~V} \\
& \mathrm{~V}_{\mathrm{CTL}}=\text { logic } 1,5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq 13.5 \mathrm{~V}
\end{aligned}
\] & \[
\begin{aligned}
& 0.8 \\
& 0.8
\end{aligned}
\] & \[
\begin{aligned}
& 1.45 \\
& 1.65
\end{aligned}
\] & \[
\begin{aligned}
& 2.0 \\
& 2.3
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{V} \\
& \mathrm{~V}
\end{aligned}
\] \\
\hline \multirow[t]{3}{*}{Output MOSFET Resistance} & \(\mathrm{V}_{\text {IN }}=3 \mathrm{~V}\) & & 2.4 & 4.5 & \(\Omega\) \\
\hline & \(\mathrm{V}_{\text {IN }}=5 \mathrm{~V}\) & & 1.5 & \[
\begin{aligned}
& 2.4 \\
& 2.7
\end{aligned}
\] & \[
\begin{aligned}
& \Omega \\
& \Omega
\end{aligned}
\] \\
\hline & \(\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}\) & & . 95 & \[
\begin{aligned}
& 1.5 \\
& 1.7
\end{aligned}
\] & \[
\begin{aligned}
& \Omega \\
& \Omega
\end{aligned}
\] \\
\hline Current Limit Threshold & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{IN}}=3 \mathrm{~V} \\
& \mathrm{~V}_{\mathrm{IN}}=5 \mathrm{~V} \\
& \mathrm{~V}_{\mathrm{IN}}=12 \mathrm{~V}
\end{aligned}
\] & \[
\begin{aligned}
& 1.0 \\
& 1.2
\end{aligned}
\] & \[
\begin{aligned}
& 0.5 \\
& 1.4 \\
& 1.9
\end{aligned}
\] & 1.5
2.0
2.5 & \[
\begin{aligned}
& \text { A } \\
& \text { A } \\
& \text { A }
\end{aligned}
\] \\
\hline
\end{tabular}

General Note: Devices are ESD protected, however, handling precautions recommended.
Note 1: Devices production tested at \(25^{\circ} \mathrm{C}\), but Devices guaranteed over indicated temperature range.

\section*{Typical Characteristics}




Turn-On Delay Time vs. Load Current





Rise Time vs. Load Capacitance





Rise Time vs. Load Current


\section*{Typical Characteristics}


Fall Time



Fall Time



Fall Time vs. Load Current


\section*{Functional Diagram}


\section*{Functional Description}

The MIC2514 is a noninverting high-side switch. A logic-high control input turns on the output transistor, and a logic-low turns off the output transistor. Fault conditions turn off the output transistor.

\section*{Control Input}

Applying a logic-high input to CTL (control input) activates the thermal shutdown and gate control circuits. If there are no fault conditions, the output MOSFET turns on.

\section*{Gate Control}

The gate control circuit applies the supply voltage to the output MOSFET gate, turning it off, or forces the MOSFET gate below the supply voltage, turning it on, as determined by CTL and thermal shutdown.

\section*{Input and Output}

IN (input) is the supply connection to the logic circuitry and the source of the output MOSFET. OUT (output) is the drain of the output MOSFET. In a typical circuit, current flows through the switch from IN to OUT toward the load.

The output MOSFET has an intrinsic body diode which will conduct if OUT is forced to a higher voltage than IN.

\section*{Thermal Shutdown}

Thermal shutdown turns off the output MOSFET if the die temperature exceeds approximately \(170^{\circ} \mathrm{C}\). Thermal shutdown releases the output after the die temperature decreases \(10^{\circ} \mathrm{C}\).

\section*{Current Limit}

The current limit is preset internally. The preset level prevents damage to the output MOSFET but allows a typical current of 1.9A through the output MOSFET for the MIC2514. This current limit is sufficent to protect the bond wire and the output device from instantaneous high current. Package thermal ratings and power dissipation should be considered when determining safe continuous operating current. Output current is monitored by sensing the voltage drop across the output MOSFET source metal resistance.

\section*{General Description}

The MIC2525 is an integrated high-side power switch designed for self-powered and bus-powered Universal Serial Bus (USB) applications conforming to USB requirements.
The MIC2525 satisfies the following USB requirements: the switch's low on-resistance meets USB voltage drop requirements, load current is limited to typically 750 mA , well below the UL25VA safety requirement, and a flag output is available to transmit overcurrent conditions to the local USB controller. The low current limit also makes these devices very suitable in portable PC applications where low current consumption is required. Inrush current limiting eliminates the momentary voltage drop on the upstream port that may occur when the switch is enabled in bus-powered applications.
Additional features include thermal shutdown to prevent catastrophic switch failure from high-current loads, undervoltage lockout (UVLO) ensuring that the device remains off unless there is a valid input voltage present and an enable input that is compatible with both 3.3 V and 5 V logic. The MIC2525 is available in active-high and active-low enable versions in 8 -pin DIP and 8-pin SOIC packages.

\section*{Features}
- Compliant to USB specification 1.0 (Jan. 15, 1996)
- Low MOSFET on resistance at 5 V
\(140 \mathrm{~m} \Omega\) maximum
- 500 mA minimum continuous load current
- 4.0 V to 5.5 V input
- \(110 \mu \mathrm{~A}\) typical on-state supply current
- \(1 \mu \mathrm{~A}\) typical off-state supply current
- Output can be forced higher than input (off-state)
- Current limit
- Thermal shutdown
- Undervoltage lockout (UVLO)
- Open-drain fault flag
- 1 ms (slow) turn-on and fast turnoff
- Available with active-high or active-low enable

\section*{Applications}
- USB power management
- Hot plug-in power supplies
- Battery-charger circuits

\section*{Typical Application}


Single-Port Self-Powered Hub Application

\section*{Ordering Information}
\begin{tabular}{|l|c|c|c|}
\hline Part Number & Enable & Temperature Range & Package \\
\hline MIC2525-1BM & Active High & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & 8-Pin SOIC \\
\hline MIC2525-2BM & Active Low & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & 8-Pin SOIC \\
\hline MIC2525-1BN & Active High & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & 8-pin DIP \\
\hline MIC2525-2BN & Active Low & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & 8-pin DIP \\
\hline
\end{tabular}

\section*{Pin Configuration}
\begin{tabular}{|c|c|c|}
\hline \multicolumn{3}{|c|}{MIC2525} \\
\hline EN 1 & 8 & OUT \\
\hline FLG 2 & 7 & IN \\
\hline GND 3 & 6 & OUT \\
\hline NC 4 & 5 & NC \\
\hline
\end{tabular}
\[
\begin{gathered}
\text { 8-Pin SOIC (M) } \\
\text { 8-Pin DIP (N) }
\end{gathered}
\]


\section*{Pin Description}
\begin{tabular}{|c|c|l|}
\hline Pin Number & \multicolumn{1}{|c|}{ Pin Name } & Pin Function \\
\hline 1 & EN & \begin{tabular}{l} 
Enable (Input): Logic-compatible enable input. High input > 2.1V typical. \\
Low input <1.9V typical.
\end{tabular} \\
\hline 2 & FLG & \begin{tabular}{l} 
Fault Flag (Output): Active-low, open-drain output. Indicates overcurrent, \\
UVLO and thermal shutdown.
\end{tabular} \\
\hline 3 & GND & Ground: Return. \\
\hline 4,5 & NC & Not internally connected. \\
\hline 7 & IN & \begin{tabular}{l} 
Supply Input: Output MOSFET drain. Also supplies IC's internal circuitry. \\
Connect to supply.
\end{tabular} \\
\hline 6,8 & OUT & \begin{tabular}{l} 
Switch Output: Output MOSFET source. Typically connect to switched side \\
of load.
\end{tabular} \\
\hline
\end{tabular}

\section*{Absolute Maximum Ratings}

Supply Voltage ( \(\mathrm{V}_{\mathrm{IN}}\) )
\(+8.0 \mathrm{~V}\)
Fault Flag Voltage ( \(\mathrm{V}_{\mathrm{FLG}}\) ).......................................... 8.0 V
Fault Flag Current ( \(\mathrm{I}_{\mathrm{FLG}}\) ) .......................................... 50 mA
Output Voltage ( \(\mathrm{V}_{\mathrm{OUT}}\) ) .............................................. +8.0 V
Output Current (I \(\mathrm{I}_{\mathrm{OUT}}\) ) .................................. Internally Limited
Enable Input \(\left(\mathrm{V}_{\text {EN }}\right)\)......................................... -0.3 V to 12 V
Storage Temperature ( \(\mathrm{T}_{\mathrm{S}}\) ) ....................... \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
Lead Temperature (Soldering 5 sec .) \(\qquad\)

\section*{Operating Ratings}

Supply Voltage ( \(\mathrm{V}_{\mathrm{IN}}\) ) ..................................... +4 V to +5.5 V Ambient Operating Temperature \(\left(T_{A}\right) \ldots . . . . .-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) Thermal Resistance
\(\operatorname{DIP}\left(\theta_{\mathrm{JA}}\right)\)........................................................... \(105^{\circ} \mathrm{C} / \mathrm{W}\)

\section*{Electrical Characteristics}
\(\mathrm{V}_{\mathrm{IN}}=+5 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\).
\begin{tabular}{|c|c|c|c|c|c|}
\hline Parameter & Condition & Min & Typ & Max & Units \\
\hline \multirow[t]{2}{*}{Supply Current} & Note 1, switch off, OUT = open & & 0.75 & & \(\mu \mathrm{A}\) \\
\hline & Note 1, switch on, OUT = open & & 110 & & \(\mu \mathrm{A}\) \\
\hline Enable Input Threshold & low to high transition high to low transition, Note 1 & 0.8 & \[
\begin{aligned}
& 2.1 \\
& 1.9
\end{aligned}
\] & 2.4 & \[
\begin{aligned}
& \mathrm{V} \\
& \mathrm{~V}
\end{aligned}
\] \\
\hline Enable Input Current & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{EN}}=\mathrm{V}_{\mathrm{OH}(\min )}=2.4 \mathrm{~V} \\
& \mathrm{~V}_{\mathrm{EN}}=\mathrm{V}_{\mathrm{OL}(\max )}=0.8 \mathrm{~V}
\end{aligned}
\] & & \[
\begin{aligned}
& \hline 0.01 \\
& 0.01 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& 1 \\
& 1
\end{aligned}
\] & \[
\begin{aligned}
& \mu \mathrm{A} \\
& \mu \mathrm{~A}
\end{aligned}
\] \\
\hline Enable Input Capacitance & & & 1 & & pF \\
\hline Output MOSFET Resistance & & & 100 & & \(\mathrm{m} \Omega\) \\
\hline Output Turn-On Delay & \(\mathrm{R}_{\mathrm{L}}=10 \Omega\) & & 0.5 & & ms \\
\hline Output Turn-On Rise Time & \(\mathrm{R}_{\mathrm{L}}=10 \Omega\) & & 1 & & ms \\
\hline Output Turn-Off Delay & \(\mathrm{R}_{\mathrm{L}}=10 \Omega\) & & 1 & 20 & \(\mu \mathrm{s}\) \\
\hline Output Turn-Off Fall Time & \(\mathrm{R}_{\mathrm{L}}=10 \Omega\) & & 1 & 20 & \(\mu \mathrm{s}\) \\
\hline Output Leakage Current & & & & 10 & \(\mu \mathrm{A}\) \\
\hline Current Limit Threshold & & 0.5 & . 75 & 1.25 & A \\
\hline Overtemperature Shutdown Threshold & \(T_{j}\) increasing \(T_{J}\) decreasing & & \[
\begin{aligned}
& 135 \\
& 125
\end{aligned}
\] & & \[
\begin{aligned}
& { }^{\circ} \mathrm{C} \\
& { }^{\circ} \mathrm{C}
\end{aligned}
\] \\
\hline Error Flag Output Resistance & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{IN}}=5 \mathrm{~V}, \mathrm{I}_{\mathrm{L}}=10 \mathrm{~mA} \\
& \mathrm{~V}_{\mathrm{IN}}=3.3 \mathrm{~V}, \mathrm{I}_{\mathrm{L}}=10 \mathrm{~mA}
\end{aligned}
\] & & \[
\begin{aligned}
& 10 \\
& 15
\end{aligned}
\] & & \[
\begin{aligned}
& \Omega \\
& \Omega
\end{aligned}
\] \\
\hline Error Flag Off Current & \(\mathrm{V}_{\text {FLAG }}=5 \mathrm{~V}\) & & 0.01 & 1 & \(\mu \mathrm{A}\) \\
\hline UVLO Threshold & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{IN}}=\text { increasing } \\
& \mathrm{V}_{\mathrm{IN}}=\text { decreasing }
\end{aligned}
\] & & \[
\begin{aligned}
& 3.7 \\
& 3.4
\end{aligned}
\] & & \[
\begin{aligned}
& \mathrm{V} \\
& \mathrm{~V}
\end{aligned}
\] \\
\hline
\end{tabular}

General Note: Devices are ESD protected, however, handling precautions recommended.
Note 1: Off is \(\leq 0.8 \mathrm{~V}\) and on is \(\geq 2.4 \mathrm{~V}\) for the MIC2525-1. Off is \(\geq 2.4 \mathrm{~V}\) and on is \(\leq 0.8 \mathrm{~V}\) for the MIC2525-2. The Enable input has approximately 200 mV of hysteresis.

\section*{Block Diagrams}


\section*{Functional Description}

The MIC2525-1 and MIC2525-2 are high-side N-channel switches with active-high and active-low enable inputs, respectively. Fault conditions turn off or inhibit turn-on of the output transistor and activate the open-drain error flag transistor making it sink current to ground.

\section*{Input and Output}

IN (input) is the power supply connection to the logic circuitry and the drain of the output MOSFET. OUT (output) is the source of the output MOSFET. In a typical circuit, current flows through the switch from IN to OUT toward the load. Both OUT pins must be connected to the load.
The output MOSFET and driver circuitry are also designed to allow the MOSFET source to be externally forced to a higher voltage than the drain \(\left(\mathrm{V}_{\text {OUT }}>\mathrm{V}_{\text {IN }}\right)\) when the output is off. In this situation, the MIC2525 avoids undesirable drain-to-body diode current flow by grounding the body when the switch is off. (The conventional method for optimum turn on threshold has the source connected to the body. This would allow a large current to flow when \(\mathrm{V}_{\text {source }}>\mathrm{V}_{\text {drain }}+0.6 \mathrm{~V}\).)

\section*{Thermal Shutdown}

Thermal shutdown shuts off the output MOSFET and signals the fault flag if the die temperature exceeds \(135^{\circ} \mathrm{C} .10^{\circ} \mathrm{C}\) of hysteresis prevents the switch from turning on until the die temperature drops to \(125^{\circ} \mathrm{C}\). Overtemperature detection functions only when the switch is on.

\section*{Undervoltage Lockout}

UVLO (undervoltage lockout) prevents the output MOSFET from turning on until IN (input voltage) exceeds 3.7 V typical. After the switch turns on, if the voltage drops below 3.4 V typical, UVLO shuts off the output MOSFET and signals the fault flag. Undervoltage detection functions only when the switch is on.

\section*{Current Limit}

The current limit threshold is preset internally. The preset level prevents damage to the output MOSFET and external load but allows a minimum current of 0.5 A through the output MOSFET. For further protection, there is typically 150 mA foldback in the output current after the current limit threshold is exceeded.

\section*{Fault Flag}

FLG is an N-channel, open-drain MOSFET output. The faultflag is active (low) for one or more of the following conditions: undervoltage, current limit, or thermal shutdown. The flag output MOSFET is capable of sinking a 10 mA load to typically 100 mV above ground.

\section*{Applications Information}

\section*{Supply Filtering}

A \(0.1 \mu \mathrm{~F}\) to \(1 \mu \mathrm{~F}\) bypass capacitor from IN to GND, located near the MIC2525, is strongly recommended to control supply transients. Without a bypass capacitor, an output short may cause sufficient ringing on the input (from supply lead inductance) to damage internal control circuitry.
Input transients must not exceed the absolute maximum supply voltage \(\left(V_{I N}\right.\) max \(\left.=8 \mathrm{~V}\right)\) even for a short duration.


Figure 1. Supply Bypassing

\section*{Enable Input}

EN must be driven logic high or logic low, or be pulled high or low for a clearly defined input. Floating the input may cause unpredictable operation.

\section*{Soft Start}

The MIC2525 presents a high impedance when off, and slowly becomes a low impedance as it turns on. This reduces the inrush current and related voltage drop that results from charging a capacitive load, satisfying the USB voltage drop requirements, for bus-powered applications as shown in Figure 2.
The soft start circuit can also be utilized to meet USB transient regulation specifications, shown in Figure 3, when the USB device has large load capacitance ( \(>10 \mu \mathrm{~F}\) ). The MIC2525 will provide inrush current limiting for these applications.


Figure 2. Soft-Start Application


Figure 3. Inrush Current-Limit Application

\section*{General Description}

The MIC2526 is a dual integrated high-side power switch designed for self-powered and bus-powered Universal Serial Bus (USB) applications conforming to USB requirements.
The MIC2526 satisfies the following USB requirements: the switch's low on-resistance meets USB voltage drop requirements, load current is limited to typically 750 mA , well below the UL25VA safety requirement, and flag outputs are available to transmit overcurrent conditions to the local USB controller. The low current limit also makes these devices very suitable in portable PC applications where low current consumption is required. Inrush current limiting eliminates the momentary voltage drop on the upstream port that may occur when the switch is enabled in bus-powered applications.
Additional features include thermal shutdown to prevent catastrophic switch failure from high-current loads, undervoltage lockout (UVLO) ensuring that the device remains off unless there is a valid input voltage present, and an enable input that is compatible with both 3.3 V and 5 V logic.
The MIC2526 is available in active-high and active-low enable versions in 8 -pin DIP and 8 -pin SOIC packages.

\section*{Features}
- Compliant to USB specification 1.0 (Jan. 15, 1996)
- Low MOSFET on resistance at 5.0V
\(140 \mathrm{~m} \Omega\) max. per channel
- 500 mA minimum continuous load current per channel
- 4 V to 5.5 V input
- \(110 \mu \mathrm{~A}\) typical on-state supply current
- \(1 \mu \mathrm{~A}\) typical off-state supply current
- Output can be forced higher than input (off-state)
- Current limit
- Thermal shutdown
- Undervoltage lockout (UVLO)
- Open-drain fault flag
- 1 ms (slow) turn-on and fast turnoff
- Available with active-high or active-low enable

\section*{Applications}
- USB power management
- Hot plug-in power supplies
- Battery-charger circuits

\section*{Typical Applications}


Dual-Port Self-Powered Hub Application

\section*{Ordering Information}
\begin{tabular}{|l|c|c|c|}
\hline Part Number & Enable & Temperature Range & Package \\
\hline MIC2526-1BM & Active High & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & 8-Pin SOIC \\
\hline MIC2526-2BM & Active Low & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & 8-Pin SOIC \\
\hline MIC2526-1BN & Active High & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & 8-pin DIP \\
\hline MIC2526-2BN & Active Low & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & 8-pin DIP \\
\hline
\end{tabular}

\section*{Pin Configuration}


\section*{8-Pin SOIC (M) 8-Pin DIP (N)}


\section*{Pin Description}
\begin{tabular}{|c|c|l|}
\hline Pin Number & Pin Name & Pin Function \\
\hline \(1 / 4\) & EN(A/B) & \begin{tabular}{l} 
Enable (Input): Logic-compatible enable input. High input > 2.1V typical. \\
Low input <1.9V typical
\end{tabular} \\
\hline \(2 / 3\) & FLG(A/B) & \begin{tabular}{l} 
Fault Flag (Output): Active-low, open-drain output. Indicates overcurrent, \\
UVLO, and thermal shutdown.
\end{tabular} \\
\hline 6 & GND & Ground: Return. \\
\hline 7 & IN & \begin{tabular}{l} 
Supply Input: Output MOSFET drain. Also supplies IC's internal circuitry. \\
Connect to supply.
\end{tabular} \\
\hline \(8 / 5\) & OUT(A/B) & \begin{tabular}{l} 
Switch Output: Output MOSFET source. Typically connect to switched side \\
of load.
\end{tabular} \\
\hline
\end{tabular}

\section*{Absolute Maximum Ratings}
Supply Voltage \(\left(\mathrm{V}_{\text {IN }}\right)\) ..... \(+8.0 \mathrm{~V}\)
Fault Flag Voltage ( \(\mathrm{V}_{\mathrm{FLG}}\) ) ..... \(+8.0 \mathrm{~V}\)
Fault Flag Current ( \(\mathrm{I}_{\mathrm{FLG}}\) ) ..... 50 mA
Output Voltage ( \(\mathrm{V}_{\text {OUT }}\) ) ..... \(+8.0 \mathrm{~V}\)
Output Current (I \(\mathrm{I}_{\mathrm{OUT}}\) ) Internally LimitedControl Input ( \(\mathrm{V}_{\mathrm{EN}}\) )
\(\qquad\) -0.3 V to 12 V
Storage Temperature ( \(\mathrm{T}_{\mathrm{S}}\) ) \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)Lead Temperature (Soldering 5 sec .)
\(\qquad\)

\section*{Operating Ratings}

Supply Voltage ( \(\mathrm{V}_{\mathrm{IN}}\) ) ..................................... +4 V to +5.5 V Ambient Operating Temperature \(\left(T_{A}\right) \ldots . . . . .-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) Thermal Resistance
\(\qquad\) \(\operatorname{SOIC}\left(\theta_{J A}\right)\)
\(160^{\circ} \mathrm{C} / \mathrm{W}\)
\(\operatorname{DIP}\left(\theta_{\mathrm{JA}}\right)\) \(105^{\circ} \mathrm{C} / \mathrm{W}\)

\section*{Electrical Characteristics}
\(V_{I N}=+5 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\).
\begin{tabular}{|c|c|c|c|c|c|}
\hline Parameter & Condition & Min & Typ & Max & Units \\
\hline \multirow[t]{2}{*}{Supply Current} & Note 1, switch off, OUT = open & & 0.75 & & \(\mu \mathrm{A}\) \\
\hline & Note 1, switch on, OUT = open & & 110 & & \(\mu \mathrm{A}\) \\
\hline Enable Input Threshold & low to high transition high to low transition, Note 1 & 0.8 & \[
\begin{aligned}
& 2.1 \\
& 1.9
\end{aligned}
\] & 2.4 & \[
\begin{aligned}
& \mathrm{V} \\
& \mathrm{~V}
\end{aligned}
\] \\
\hline Enable Input Current & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{EN}}=\mathrm{V}_{\mathrm{OH}(\min )}=2.4 \mathrm{~V} \\
& \mathrm{~V}_{\mathrm{EN}}=\mathrm{V}_{\mathrm{OL}(\max )}=0.8 \mathrm{~V}
\end{aligned}
\] & & \[
\begin{aligned}
& \hline 0.01 \\
& 0.01
\end{aligned}
\] & \[
\begin{aligned}
& 1 \\
& 1
\end{aligned}
\] & \[
\mu \mathrm{A}
\]
\[
\mu \mathrm{A}
\] \\
\hline Enable Input Capacitance & & & 1 & & pF \\
\hline Output MOSFET Resistance & each MOSFET & & 100 & & \(\mathrm{m} \Omega\) \\
\hline Output Turn-On Delay & \(R_{L}=10 \Omega\) each output & & 0.5 & & ms \\
\hline Output Turn-On Rise Time & \(R_{L}=10 \Omega\) each output & & 0.1 & & ms \\
\hline Output Turn-Off Delay & \(R_{L}=10 \Omega\) each output & & 1 & 20 & \(\mu \mathrm{s}\) \\
\hline Output Turn-Off Fall Time & \(\mathrm{R}_{\mathrm{L}}=10 \Omega\) each output & & 1 & 20 & \(\mu \mathrm{s}\) \\
\hline Output Leakage Current & each output & & & 10 & \(\mu \mathrm{A}\) \\
\hline Current Limit Threshold & each output & 0.5 & . 75 & 1.25 & A \\
\hline Overtemperature Shutdown Threshold & \(\mathrm{T}_{\mathrm{J}}\) increasing \(T_{J}\) decreasing & & \[
\begin{aligned}
& 135 \\
& 125
\end{aligned}
\] & & \[
\begin{aligned}
& { }^{\circ} \mathrm{C} \\
& { }^{\circ} \mathrm{C}
\end{aligned}
\] \\
\hline Error Flag Output Resistance & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{IN}}=5 \mathrm{~V}, \mathrm{I}_{\mathrm{L}}=10 \mathrm{~mA} \\
& \mathrm{~V}_{\mathrm{IN}}=3.3 \mathrm{~V}, \mathrm{I}_{\mathrm{L}}=10 \mathrm{~mA}
\end{aligned}
\] & & \[
\begin{aligned}
& 10 \\
& 15 \\
& \hline
\end{aligned}
\] & & \[
\begin{aligned}
& \Omega \\
& \Omega
\end{aligned}
\] \\
\hline Error Flag Off Current & \(\mathrm{V}_{\text {FLAG }}=5 \mathrm{~V}\) & & 0.01 & 1 & \(\mu \mathrm{A}\) \\
\hline UVLO Threshold & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{IN}}=\text { increasing } \\
& \mathrm{V}_{\mathrm{IN}}=\text { decreasing }
\end{aligned}
\] & & \[
\begin{aligned}
& \hline 2.5 \\
& 2.3
\end{aligned}
\] & & \[
\begin{aligned}
& \mathrm{V} \\
& \mathrm{~V}
\end{aligned}
\] \\
\hline
\end{tabular}

General Note: Devices are ESD protected, however, handling precautions recommended.
Note 1: Off is \(\leq 0.8 \mathrm{~V}\) and on is \(\geq 2.4 \mathrm{~V}\) for the MIC2526-1. Off is \(\geq 2.4 \mathrm{~V}\) and on is \(\leq 0.8 \mathrm{~V}\) for the MIC2526-2. The enable input has approximately 200 mV of hysteresis.

\section*{Block Diagrams}


MIC2526 Block Diagram

\section*{Functional Description}

The MIC2526-1 and MIC2526-2 are dual high-side switches with active-high and active-low enable inputs, respectively. Fault conditions turn off or inhibit turn-on one or both of the output transistors, depending upon the type of fault, and activate the open-drain error flag transistors making them sink current to ground.

\section*{Input and Output}

IN (input) is the power supply connection to the logic circuitry and the drain of the output MOSFET. OUT (output) is the source of the output MOSFET. In a typical circuit, current flows through the switch from IN to OUT toward the load. Both OUT pins must be connected to the load.
The output MOSFET and driver circuitry are also designed to allow the MOSFET source to be externally forced to a higher voltage than the drain ( \(\mathrm{V}_{\text {OUT }}>\mathrm{V}_{\text {IN }}\) ) when the output is off. In this situation, the MIC2525 avoids undesirable drain-to-body diode current flow by grounding the body when the switch is off. (The conventional method for optimum turn on threshold has the source connected to the body. This would allow a large current to flow when \(\mathrm{V}_{\text {source }}>\mathrm{V}_{\text {drain }}+0.6 \mathrm{~V}\).)

\section*{Thermal Shutdown}

Thermal shutdown shuts off the output MOSFET and signals the fault flag if the die temperature exceeds \(135^{\circ} \mathrm{C} .10^{\circ} \mathrm{C}\) of hysteresis prevents the switch from turning on until the die temperature drops to \(125^{\circ} \mathrm{C}\). Overtemperature detection functions only when the switch is on.

\section*{Undervoltage Lockout}

UVLO (undervoltage lockout) prevents the output MOSFET from turning on until IN (input voltage) exceeds 2.5 V typical. After the switch turns on, if the voltage drops below 2.3 V typical, UVLO shuts off the output MOSFET and signals the fault flag. Undervoltage detection functions only when the switch is on.

\section*{Current Limit}

The current limit threshold is preset internally. The preset level prevents damage to the output MOSFET and external load but allows a minimum current of 0.5 A through the output MOSFET. For further protection, there is typically 150 mA foldback in the output current after the current limit threshold is exceeded.

\section*{Fault Flag}

FLG is an N-channel, open-drain MOSFET output. The faultflag is active (low) for one or more of the following conditions: undervoltage, current limit, or thermal shutdown. The flag output MOSFET is capable of sinking a 10 mA load to typically 100 mV above ground.

\section*{Applications Information}

\section*{Supply Filtering}

A \(0.1 \mu \mathrm{~F}\) to \(1 \mu \mathrm{~F}\) bypass capacitor from IN to GND, located at the MIC2526, is strongly recommended to control supply transients. Without a bypass capacitor, an output short may cause sufficient ringing on the input (from supply lead inductance) to damage internal control circuitry.
Input or output transients must not exceed the absolute maximum supply voltage ( \(V_{I N \max }=8 \mathrm{~V}\) ) even for a short duration.


Figure 1. Supply Bypassing

\section*{Enable Input}

EN must be driven logic high or logic low, or be pulled high or low for a clearly defined input. Floating the input may cause unpredictable operation.

\section*{Current Limit Induced Thermal Shutdown}

Internal circuitry increases the output MOSFET on-resistance until the series combination of the MOSFET on-resistance and the load impedance limit current to typically 750 mA . The increase in power dissipation, in most cases, will cause the MIC2526 to go into thermal shutdown, disabling both channels. When this is undesirable, thermal shutdown can be avoided by externally responding to the fault and disabling the current limited channel before the shutdown temperature is reached. The delay between the flag indication of a current limit fault and thermal shutdown will vary with ambient temperature, board layout, and load impedance, but is typically serval hundred milliseconds. The USB controller must therefore recognize a fault and disable the appropriate channel within this time.

\section*{Soft Start}

The MIC2526 presents a high impedance when off, and slowly becomes a low impedance as it turns on. This reduces inrush current and related voltage drop that results from charging a capacitive load, satisfying the USB voltage droop requirements, for bus-powered applications as shown in Figure 2.
The soft start circuit can also be utilized to meet USB transient regulation specifications, shown in Figure 3, when the USB device has large load capacitance ( \(>10 \mu \mathrm{~F}\) ). The MIC2526 will provide inrush current limiting for these applications.


Figure 2. Soft Start (Single Channel)


Figure 3. Inrush Current-Limit Application (one channel shown)

\section*{General}

The MIC2803 and MIC2804 are high-voltage, high-current Darlington arrays ideal for switching high-power loads from logic-level TTL, CMOS, or PMOS control signals.
The MIC2803/4 Darlington transistor array can be used to manage multiple loads of up to 50 V and 500 mA , limited by package power dissipation.
The MIC2803 features inputs compatible with 5V TTL and CMOS logic while the MIC2804 features inputs compatible with 6 V to 15 V CMOS or PMOS logic outputs.
The MIC2803/4 is available in 18-pin plastic DIP and wide SOIC packages in the \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) temperature range.

\section*{Features}
- Output voltage to 50 V
- Output current to 500 mA
- Open-collector outputs
- Integral clamp diodes
- TTL, CMOS, or PMOS compatible inputs

\section*{Applications}
- Relay and solenoid switching
- Stepping motor
- LED and incandescent displays

\section*{Ordering Information}
\begin{tabular}{|l|c|c|}
\hline Part Number & Temperature Range & Package \\
\hline MIC2803BN & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & 18-pin DIP \\
\hline MIC2803BWM & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & 18 -pin wide SOIC \\
\hline MIC2804BN & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & 18 -pin DIP \\
\hline MIC2804BWM & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & 18 -pin wide SOIC \\
\hline
\end{tabular}

\section*{Functional Diagrams}



Typical MIC2803 Darlington Driver


Typical MIC2804 Darlington Driver

\section*{Pin Configuration}


18-Pin DIP (N) 18-Pin Wide SOIC (WM)

\section*{Pin Description}
\begin{tabular}{|c|c|l|}
\hline Pin Number & Pin Name & \multicolumn{1}{|c|}{ Pin Function } \\
\hline \(1-8\) & IN1-IN8 & \begin{tabular}{l} 
Input 1 through Input 8: Base drive to Darlington transistor via current \\
limiting resistor.
\end{tabular} \\
\hline 9 & GND & Ground \\
\hline 10 & COM & Clamp Diode Common \\
\hline \(11-18\) & OUT8-OUT1 & Output 8 through Output 1: Open collector output of Darlington transistor. \\
\hline
\end{tabular}

\section*{Absolute Maximum Ratings}

Output Voltage ( \(\mathrm{V}_{\mathrm{CE}}\) )
Continuous Output Current ( \(\mathrm{I}_{\mathrm{C}}\) ) ............................... 500 mA
Input Voltage ( \(\mathrm{V}_{\mathrm{IN}}\) ) 30V
Continuous Input Current \(\left(\mathrm{I}_{\mathrm{I}}\right)\)................................... 25 mA
Storage Temperature ( \(\mathrm{T}_{\mathrm{S}}\) ) ....................... \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)

\section*{Operating Ratings}

Ambient Temperature \(\left(T_{A}\right)\)........................ \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)
Package Thermal Resistance
\(\qquad\)
\(56^{\circ} \mathrm{C} / \mathrm{W}\)
SOIC \(\theta_{\text {JA }}\)
\(84^{\circ} \mathrm{C} / \mathrm{W}\)

\section*{Electrical Characteristics}
\(\mathrm{V}_{\mathrm{CC}}=50 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\), unless noted.
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline Symbol & Parameter & \multicolumn{2}{|l|}{Condition} & Min & Typ & Max & Units \\
\hline \multirow[t]{2}{*}{\({ }^{\text {CEEX }}\)} & \multirow[t]{2}{*}{Output Leakage Current} & & \[
\begin{aligned}
& \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\
& \mathrm{~T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}
\end{aligned}
\] & & & \[
\begin{gathered}
\hline 50 \\
100
\end{gathered}
\] & \[
\mu \mathrm{A}
\]
\[
\mu \mathrm{A}
\] \\
\hline & & MIC2804 & \(\mathrm{T}_{\mathrm{A}}=+85^{\circ} \mathrm{C}, \mathrm{V}_{\text {IN }}=1.0 \mathrm{~V}\) & & & 500 & \(\mu \mathrm{A}\) \\
\hline \(\overline{V_{C E}(\text { sat) }}\) & Collector-Emitter Saturation Voltage & & \[
\begin{aligned}
& I_{C}=100 \mathrm{~mA}, I_{I N}=250 \mu \mathrm{~A} \\
& I_{C}=200 \mathrm{~mA}, I_{I N}=350 \mu \mathrm{~A} \\
& I_{C}=350 \mathrm{~mA}, I_{I N}=500 \mu \mathrm{~A}
\end{aligned}
\] & & \[
\begin{aligned}
& 0.9 \\
& 1.1 \\
& 1.3
\end{aligned}
\] & \[
\begin{aligned}
& 1.1 \\
& 1.3 \\
& 1.6
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{V} \\
& \mathrm{~V} \\
& \mathrm{~V}
\end{aligned}
\] \\
\hline \multirow[t]{2}{*}{\(\mathrm{I}_{\mathrm{IN}(\mathrm{on})}\)} & \multirow[t]{2}{*}{Input Current} & MIC2803 & \(\mathrm{V}_{\text {IN }}=3.85 \mathrm{~V}\) & & 0.93 & 1.35 & mA \\
\hline & & MIC2804 & \[
\begin{aligned}
& \mathrm{V}_{\text {IN }}=5.0 \mathrm{~V} \\
& \mathrm{~V}_{\mathrm{IN}}=12 \mathrm{~V}
\end{aligned}
\] & & \[
\begin{gathered}
0.35 \\
1.0
\end{gathered}
\] & \[
\begin{gathered}
\hline 0.5 \\
1.45
\end{gathered}
\] & \[
\begin{aligned}
& \mathrm{mA} \\
& \mathrm{~mA}
\end{aligned}
\] \\
\hline \(\underline{\mathrm{IN}(\text { (off) }}\) & & & \(\mathrm{I}_{\mathrm{C}}=500 \mu \mathrm{~A}, \mathrm{~T}_{\mathrm{A}}=+85^{\circ} \mathrm{C}\) & 50 & 65 & & \(\mu \mathrm{A}\) \\
\hline \multirow[t]{2}{*}{\(\mathrm{V}_{\mathrm{IN} \text { (on) }}\)} & \multirow[t]{2}{*}{Input Voltage} & MIC2803 & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{CE}}=2.0 \mathrm{~V}, \mathrm{I}_{\mathrm{C}}=200 \mathrm{~mA} \\
& \mathrm{~V}_{\mathrm{CE}}=2.0 \mathrm{~V}, \mathrm{I}_{\mathrm{C}}=250 \mathrm{~mA} \\
& \mathrm{~V}_{\mathrm{CE}}=2.0 \mathrm{~V}, \mathrm{I}_{\mathrm{C}}=300 \mathrm{~mA}
\end{aligned}
\] & & & \[
\begin{aligned}
& 2.4 \\
& 2.7 \\
& 3.0
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{V} \\
& \mathrm{~V} \\
& \mathrm{~V}
\end{aligned}
\] \\
\hline & & MIC2804 & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{CE}}=2.0 \mathrm{~V}, \mathrm{I}_{\mathrm{C}}=125 \mathrm{~mA} \\
& \mathrm{~V}_{\mathrm{CE}}=2.0 \mathrm{~V}, \mathrm{I}_{\mathrm{C}}=200 \mathrm{~mA} \\
& \mathrm{~V}_{\mathrm{CE}}=2.0 \mathrm{~V}, \mathrm{I}_{\mathrm{C}}=275 \mathrm{~mA} \\
& \mathrm{~V}_{\mathrm{CE}}=2.0 \mathrm{~V}, \mathrm{I}_{\mathrm{C}}=350 \mathrm{~mA}
\end{aligned}
\] & & & \[
\begin{aligned}
& \hline 5.0 \\
& 6.0 \\
& 7.0 \\
& 8.0
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{V} \\
& \mathrm{~V} \\
& \mathrm{~V} \\
& \mathrm{~V}
\end{aligned}
\] \\
\hline \(\mathrm{C}_{\text {IN }}\) & Input Capacitance & & & & 15 & 25 & pF \\
\hline \(\mathrm{t}_{\mathrm{ON}}\) & Turn-On Delay & & \(0.5 \mathrm{E}_{\text {IN }}\) to \(0.5 \mathrm{E}_{\text {OUT }}\) & & 0.15 & 1.0 & \(\mu \mathrm{s}\) \\
\hline \({ }^{\text {O OFF }}\) & Turn-Off Delay & & \(0.5 \mathrm{E}_{\text {IN }}\) to \(0.5 \mathrm{E}_{\text {OUT }}\) & & 0.05 & 1.0 & \(\mu \mathrm{s}\) \\
\hline \(\mathrm{I}_{\mathrm{R}}\) & Clamp Diode Leakage Current & & \[
\begin{aligned}
& V_{R}=50 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\
& \mathrm{~V}_{\mathrm{R}}=50 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+85^{\circ} \mathrm{C}
\end{aligned}
\] & & & \[
\begin{gathered}
\hline 50 \\
100 \\
\hline
\end{gathered}
\] & \[
\begin{aligned}
& \mu \mathrm{A} \\
& \mu \mathrm{~A}
\end{aligned}
\] \\
\hline \(V_{F}\) & Clamp Diode Forward Voltage & & \(\mathrm{I}_{\mathrm{F}}=350 \mathrm{~mA}\) & & 1.7 & 2.0 & V \\
\hline
\end{tabular}

General Note: Devices are ESD protected; however, handling precautions are recommended.

\section*{P-Channel MOSFET}

\section*{General Description}

The MIC94001 is a silicon gate P-channel MOSFET designed for low on-resistance, high-side switch applications. The MIC94001 has a maximum on-resistance of \(0.4 \Omega\) at 4.5 V gate-to-source voltage.
Improved ESD protection is provided by the gate protection network shown in the schematic diagram.
The MIC94001 is supplied in a low-profile version of the 8 -lead SOIC package.
The MIC94001 die can be assembled in a 4-terminal configuration with the body not shorted to the source for use in analog switch applications. Contact the factory for more information.

\section*{Features}
- 15 V minimum drain-to-source breakdown
- \(0.4 \Omega\) maximum on-resistance at 4.5 V gate-to-source
- Functional at 2.7 V gate-to-source
- 0.063" maximum height

\section*{Applications}
- High-side switch
- Power management
- Stepper motor control
- 1.8" PCMCIA disk-drive \(\mathrm{V}_{\mathrm{CC}}\) switch

\section*{Ordering Information}
\begin{tabular}{|l|c|c|}
\hline Part Number & Temperature Range & Package \\
\hline MIC94001BLM & \(-55^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) & 8-lead SOIC \(^{\dagger}\) \\
\hline
\end{tabular}
* Operating Junction Temperature
† Low Profile Leads, see Package Information

\section*{Schematic Information}

\author{

}

Schematic Symbol


\section*{Pin Configuration}


8-lead Low-Profile SOIC
Package (LM)

\section*{Schematic Diagram}

\section*{Typical Application}


Power Switch Application

\section*{Package Information}

Absolute Maximum Ratings
Voltage and current values are negative. Signs not shown for clarity.
Drain-to-Source Voltage ..... 15V
Gate-to-Source Voltage ..... 15V
Continuous Drain Current
\(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) ..... 1.6A
\(T_{A}=100^{\circ} \mathrm{C}\) ..... 1A
Operating Juction Temperature ..... \(-55^{\circ} \mathrm{C}\) to \(+150^{\circ}\)
Storage Temperature \(-55^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|l|}{Total Power Dissipation} \\
\hline \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\)................ & 1W \\
\hline \(\mathrm{T}_{\mathrm{A}}=100^{\circ} \mathrm{C}\) & 0.4W \\
\hline
\end{tabular}
\(T_{A}=100^{\circ} \mathrm{C}\) ..... 0.4 W
Thermal Resistance
\(\theta_{\mathrm{JA}}\) ..... \(125^{\circ} \mathrm{C} / \mathrm{W}\)
\(\theta_{\mathrm{Jc}}\) ..... \(76^{\circ} \mathrm{C} / \mathrm{W}\)
Lead Temperature\(1 / 16^{\prime \prime}\) from case, 10 s .......................................... \(+300^{\circ} \mathrm{C}\)

Electrical Characteristics \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) unless noted. All values are negative. Signs not shown for clarity.
\begin{tabular}{l|l|l|c|c|c}
\hline Symbol & Parameter & Condition & Min & Typ & Max \\
\hline \(\mathrm{V}_{\mathrm{BDSS}}\) & Drain-Source Breakdown Voltage & \(\mathrm{V}_{\mathrm{GS}}=0 \mathrm{~V}, \mathrm{I}_{\mathrm{D}}=250 \mu \mathrm{~A}\) & 15 & & \\
\hline \(\mathrm{~V}_{\mathrm{GS}}\) & Gate Threshold Voltage & \(\mathrm{V}_{\mathrm{DS}}=\mathrm{V}_{\mathrm{GS}}, \mathrm{I}_{\mathrm{D}}=250 \mu \mathrm{~A}\) & V \\
\hline \(\mathrm{I}_{\mathrm{GSS}}\) & Gate-Body Leakage & \(\mathrm{V}_{\mathrm{DS}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{GS}}=15 \mathrm{~V}\), Note 2 & 1 & & 3 \\
\hline \(\mathrm{I}_{\mathrm{DSS}}\) & Zero Gate Voltage Drain Current & \(\mathrm{V}_{\mathrm{DS}}=15 \mathrm{~V}, \mathrm{~V}_{\mathrm{GS}}=0 \mathrm{~V}\) & V \\
\cline { 3 - 6 } & & \(\mathrm{~V}_{\mathrm{DS}}=15 \mathrm{~V}, \mathrm{~V}_{\mathrm{GS}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{J}}=125^{\circ} \mathrm{C}\) & & 100 & nA \\
\hline \(\mathrm{I}_{\mathrm{D}(\mathrm{ON})}\) & On-State Drain Current & \(\mathrm{V}_{\mathrm{DS}} \geq 10 \mathrm{~V}, \mathrm{~V}_{\mathrm{GS}}=10 \mathrm{~V}\), Note 1 & & 25 & \(\mu \mathrm{~A}\) \\
\hline \(\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}\) & Drain-Source On-State Resist. & \(\mathrm{V}_{\mathrm{GS}}=4.5 \mathrm{~V}, \mathrm{I}_{\mathrm{D}}=50 \mathrm{~mA}\) & & & 250 \\
\hline \(\mathrm{~g}_{\mathrm{FS}}\) & Forward Transconductance & \(\mathrm{V}_{\mathrm{DS}}=15 \mathrm{~V}, \mathrm{I}_{\mathrm{D}}=1 \mathrm{~A}\), Note 1 & \(\mu \mathrm{~A}\) \\
\hline
\end{tabular}

Note 1: Pulse Test: Pulse Width \(\leq 300 \mu \mathrm{sec}\), Duty Cycle \(\leq 2 \%\)
Note 2: ESD gate protection diode conducts during positive gate-to-source voltage excursions.



\section*{Dual P-Channel MOSFET}

\section*{General Description}

The MIC94002 contains two silicon gate P-channel MOSFETs designed for low on-resistance, high-side switch applications.
The MIC94002 has a maximum on-resistance of \(0.4 \Omega\) at 4.5 V gate-to-source voltage. On-resistance can also be reduced to half by connecting both MOSFETs in parallel.
Improved ESD protection is provided by the gate protection network shown in the schematic diagram.
The MIC94002 is supplied in a low-profile version of the 8 -lead SOIC package.
The MIC94002 can be assembled with the body not shorted to the sources for use in analog switch applications. Contact the factory for more information.

\section*{Features}
- 15 V minimum drain-to-source breakdown
- \(0.4 \Omega\) maximum on-resistance at 4.5 V gate-to-source voltage (each MOSFET)
- Functional at 2.7 V gate-to-source voltage
- 0.063" maximum height

\section*{Applications}
- High-side switch
- Power management
- Stepper motor control
- 1.8" PCMCIA disk drive \(\mathrm{V}_{\mathrm{CC}}\) switch

\section*{Ordering Information}
\begin{tabular}{|l|c|c|}
\hline Part Number & Temperature Range & Package \\
\hline MIC94002BLM & \(-55^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) & 8-lead SOIC \(^{\dagger}\) \\
\hline
\end{tabular}
* Operating Junction Temperature
† Low Profile Leads, see Package Information

\section*{Schematic Information}


Drain 1 Drain 2

\section*{Schematic Symbols}


Schematic Diagram

\section*{Pin Configuration}
\begin{tabular}{|c|c|c|c|}
\hline 1 & \(S^{\ddagger}\) & D1 & 8 \\
\hline 2 & G1 & D1 & 7 \\
\hline 3 & \(\mathrm{S}^{\ddagger}\) & D2 & 6 \\
\hline 4 & G2 & D2 & 5 \\
\hline
\end{tabular}

> 8-lead Low-Profile SOIC Package (LM)

\section*{Typical Application}


Dual Power Switch Application

Package Information

Absolute Maximum Ratings

Voltage and current values are negative. Signs not shown for clarity.
Drain-to-Source Voltage 15V
Gate-to-Source Voltage ..... 15 VContinuous Drain Current (each MOSFET, both on)
\(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) ..... 1.2A\(T_{A}=100^{\circ} \mathrm{C}\)0.7A
Operating Juction Temperature ..... \(-55^{\circ} \mathrm{C}\) to \(+150^{\circ}\)
Storage Temperature ..... \(-55^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
Total Power Dissipation

\[
\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}
\] ..... 1W
\(T_{A}=100^{\circ} \mathrm{C}\) ..... 0.4 W
Thermal Resistance
\(\theta_{\mathrm{JA}}\) ..... \(125^{\circ} \mathrm{C} / \mathrm{W}\)
\(\theta_{\mathrm{Jc}}\) ..... \(76^{\circ} \mathrm{C} / \mathrm{W}\)
Lead Temperature\(1 / 16^{\prime \prime}\) from case, 10 s .......................................... \(+300^{\circ} \mathrm{C}\)

Electrical Characteristics Note \({ }^{1} \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) unless noted. All values are negative. Signs not shown for clarity.
\begin{tabular}{l|l|l|c|c|c}
\hline Symbol & Parameter & Condition & Min & Typ & Max \\
\hline \(\mathrm{V}_{\mathrm{BDSS}}\) & Drain-Source Breakdown Voltage & \(\mathrm{V}_{\mathrm{GS}}=0 \mathrm{~V}, \mathrm{I}_{\mathrm{D}}=250 \mu \mathrm{~A}\) & 15 & & \\
\hline \(\mathrm{~V}_{\mathrm{GS}}\) & Gate Threshold Voltage & \(\mathrm{V}_{\mathrm{DS}}=\mathrm{V}_{\mathrm{GS}}, \mathrm{I}_{\mathrm{D}}=250 \mu \mathrm{~A}\) & V \\
\hline \(\mathrm{I}_{\mathrm{GSS}}\) & Gate-Body Leakage & \(\mathrm{V}_{\mathrm{DS}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{GS}}=15 \mathrm{~V}\), Note 3 & 1 & & 3 \\
\hline \(\mathrm{I}_{\mathrm{DSS}}\) & Zero Gate Voltage Drain Current & \(\mathrm{V}_{\mathrm{DS}}=15 \mathrm{~V}, \mathrm{~V}_{\mathrm{GS}}=0 \mathrm{~V}\) & V \\
\cline { 3 - 6 } & & \(\mathrm{~V}_{\mathrm{DS}}=15 \mathrm{~V}, \mathrm{~V}_{\mathrm{GS}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{J}}=125^{\circ} \mathrm{C}\) & & 100 & nA \\
\hline \(\mathrm{I}_{\mathrm{D}(\mathrm{ON})}\) & On-State Drain Current & \(\mathrm{V}_{\mathrm{DS}} \geq 10 \mathrm{~V}, \mathrm{~V}_{\mathrm{GS}}=10 \mathrm{~V}\), Note 2 & & 25 & \(\mu \mathrm{~A}\) \\
\hline \(\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}\) & Drain-Source On-State Resist. & \(\mathrm{V}_{\mathrm{GS}}=4.5 \mathrm{~V}, \mathrm{I}_{\mathrm{D}}=50 \mathrm{~mA}\) & & & 250 \\
\hline \(\mathrm{~g}_{\mathrm{FS}}\) & Forward Transconductance & \(\mathrm{V}_{\mathrm{DS}}=15 \mathrm{~V}, \mathrm{I}_{\mathrm{D}}=1 \mathrm{~A}\), Note 2 & \(\mu \mathrm{~A}\) \\
\hline
\end{tabular}

Note 1 Values for each MOSFET
Note 2 Pulse Test: Pulse Width \(\leq 300 \mu \mathrm{~s}\), Duty Cycle \(\leq 2 \%\)
Note 3 ESD gate protection diode conducts during positive gate-to-source voltage excursions.

\section*{Typical Characteristics}


MIC94030/94031

\section*{TinyFET \({ }^{\text {TM }}\) P-Channel MOSFET}

\section*{Preliminary Information}

\section*{General Description}

The MIC94030 and MIC94031 are 4-terminal silicon gate P-channel MOSFETs that provide low on-resistance in a very small package.
Designed for high-side switch applications where space is critical, the MIC94030/1 exhibits an on-resistance of typically \(0.75 \Omega\) at 4.5 V gate-to-source voltage. The MIC94030/1 also operates with only 2.7 V gate-to-source voltage.
The MIC94030 is the basic 4-lead P-channel MOSFET. The MIC94031 is a variation that includes an internal gate pull-up resistor that can reduce the system parts count in many applications.
The 4-terminal SOT-143 package permits a substrate connection separate from the source connection. This 4-terminal configuration improves the \(\theta_{\mathrm{JA}}\) (improved heat dissipation) and makes analog switch applications practical.
The small size, low threshold, and low \(\mathrm{R}_{\mathrm{DS}(\mathrm{on)}}\) make the MIC94030/1 the ideal choice for PCMCIA card sleep mode or distributed power management applications.

\section*{Features}
- 13.5 V minimum drain-to-source breakdown
- \(0.75 \Omega\) typical on-resistance at 4.5 V gate-to-source voltage
- \(0.45 \Omega\) typical on-resistance at 10 V gate-to-source voltage
- Operates with 2.7 V gate-to-source voltage
- Separate substrate connection for added control
- Industry's smallest surface mount package

\section*{Applications}
- Distributed power management
- PCMCIA card power management
- Battery-powered computers, peripherals
- Hand-held bar-code scanners
- Portable communications equipment

\section*{Ordering Information}
\begin{tabular}{|l|c|c|}
\hline Part Number & Temperature Range \({ }^{*}\) & Package \\
\hline MIC94030BM4 & \(-55^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) & SOT-143 \\
\hline MIC94031BM4 & \(-55^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) & SOT-143 \\
\hline
\end{tabular}
* Operating Junction Temperature

\section*{Pin Configuration}


SOT-143 Package (M4)

\section*{Typical PCB Layout}


\section*{Schematic Symbol}

\author{

}

Schematic Symbol

\section*{Functional Diagrams}


MIC94030


MIC94031
Absolute Maximum Ratings

Voltage and current values are negative. Signs not shown for clarity.
Drain-to-Source Voltage (pulse) 16V
Gate-to-Source Voltage (pulse) ..... 16 V
Continuous Drain Current
\(T_{A}=25^{\circ} \mathrm{C}\)
\(\mathrm{T}_{\mathrm{A}}=100^{\circ} \mathrm{C}\) ..... 1A
\(\mathrm{T}_{\mathrm{A}}=100^{\circ} \mathrm{C}\) ..... 0.5A
Operating Junction Temperature ..... \(-55^{\circ} \mathrm{C}\) to \(+150^{\circ}\)
Storage Temperature\(-55^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|l|}{Total Power Dissipation} \\
\hline \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & 568mW \\
\hline \(\mathrm{T}_{\mathrm{A}}=100^{\circ} \mathrm{C}\) & 227 mW \\
\hline \multicolumn{2}{|l|}{Thermal Resistance} \\
\hline \multicolumn{2}{|l|}{} \\
\hline \multicolumn{2}{|l|}{\(\theta_{\text {JC }}\)................................................................. \(130^{\circ} \mathrm{C} / \mathrm{W}\)} \\
\hline \multicolumn{2}{|l|}{Lead Temperature} \\
\hline 1/16" from case, 10s & \(\ldots+300^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

Electrical Characteristics Voltage and current values are negative. Signs not shown for clarity.
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Symbol & Parameter & Condition (Note 1) & Min & Typ & Max & Units \\
\hline \(\mathrm{V}_{\text {BDSS }}\) & Drain-Source Breakdown Voltage & \(\mathrm{V}_{\mathrm{GS}}=0 \mathrm{~V}, \mathrm{I}_{\mathrm{D}}=250 \mu \mathrm{~A}\) & 13.5 & & & V \\
\hline \(\mathrm{V}_{\text {GS }}\) & Gate Threshold Voltage & \(\mathrm{V}_{\mathrm{DS}}=\mathrm{V}_{\mathrm{GS}}, \mathrm{I}_{\mathrm{D}}=250 \mu \mathrm{~A}\) & 0.6 & 1.0 & 1.4 & V \\
\hline IGSS & Gate-Body Leakage & \(\mathrm{V}_{\mathrm{DS}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{GS}}=12 \mathrm{~V}\), Note 2, Note 3 & & & 1 & \(\mu \mathrm{A}\) \\
\hline \(\mathrm{R}_{\mathrm{GS}}\) & Gate-Source Resistor & \(\mathrm{V}_{\mathrm{DS}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{GS}}=12 \mathrm{~V}\), Note 2, Note 4 & 500 & 750 & 1000 & \(\mathrm{k} \Omega\) \\
\hline \(\mathrm{C}_{\text {ISS }}\) & Input Capacitance & \(\mathrm{V}_{\mathrm{GS}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DS}}=12 \mathrm{~V}\) & & 100 & & pF \\
\hline \multirow[t]{2}{*}{\(\mathrm{I}_{\text {DSS }}\)} & \multirow[t]{2}{*}{Zero Gate Voltage Drain Current} & \(\mathrm{V}_{\mathrm{DS}}=12 \mathrm{~V}, \mathrm{~V}_{\mathrm{GS}}=0 \mathrm{~V}\) & & & 25 & \(\mu \mathrm{A}\) \\
\hline & & \(\mathrm{V}_{\mathrm{DS}}=12 \mathrm{~V}, \mathrm{~V}_{\mathrm{GS}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{J}}=125^{\circ} \mathrm{C}\) & & 0.010 & 250 & \(\mu \mathrm{A}\) \\
\hline \(\mathrm{I}_{\mathrm{D}(\mathrm{ON})}\) & On-State Drain Current & \(\mathrm{V}_{\mathrm{DS}}=10 \mathrm{~V}, \mathrm{~V}_{\mathrm{GS}}=10 \mathrm{~V}\), Note 5 & & 6.3 & & A \\
\hline \(\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}\) & Drain-Source On-State Resist. & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{GS}}=10 \mathrm{~V}, \mathrm{I}_{\mathrm{D}}=100 \mathrm{~mA} \\
& \mathrm{~V}_{\mathrm{GS}}=4.5 \mathrm{~V}, \mathrm{I}_{\mathrm{D}}=100 \mathrm{~mA} \\
& \mathrm{~V}_{\mathrm{GS}}=2.7 \mathrm{~V}, \mathrm{I}_{\mathrm{D}}=100 \mathrm{~mA}
\end{aligned}
\] & & \[
\begin{aligned}
& 0.45 \\
& 0.75 \\
& 1.20
\end{aligned}
\] & 1.00 & \[
\begin{aligned}
& \Omega \\
& \Omega \\
& \Omega
\end{aligned}
\] \\
\hline \(\mathrm{g}_{\mathrm{FS}}\) & Forward Transconductance & \(\mathrm{V}_{\mathrm{DS}}=10 \mathrm{~V}, \mathrm{I}_{\mathrm{D}}=200 \mathrm{~mA}\), Note 5 & & 480 & & mS \\
\hline
\end{tabular}

Note \(1 \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) unless noted. Substrate connected to source for all conditions
Note 2 ESD gate protection diode conducts during positive gate-to-source voltage excursions.
Note 3 MIC94030 only
Note 4 MIC94031 only
Note 5 Pulse Test: Pulse Width \(\leq 80 \mu \mathrm{sec}\), Duty Cycle \(\leq 0.5 \%\)

\section*{Typical Characteristics}




\section*{Typical Applications}

* Substrate must be connected to source

Figure 1. Power Switch Application

* Substrate must be connected to source

Figure 2. Power Control Application


Figure 3. Analog Switch Application

Table of Contents

\section*{Section 7: Latched Drivers}
Latched Driver Selection Guide ..... 7-2
MIC4807 80V 8-Channel Addressable Low-Side Driver ..... 7-3
MIC5800/5801 4/8-Bit Parallel-Input Latched Drivers ..... 7-11
MIC58P01 8-Bit Parallel-Input Protected Latched Driver ..... 7-17
MIC5810 10-Bit Serial-Input Latched Driver ..... 7-22
MIC5812 20-Bit Serial-Input Latched Driver ..... 7-27
MIC5818 32-Bit Serial-Input Latched Driver ..... 7-32
MIC5821/5822 8-Bit Serial-Input Latched Drivers ..... 7-37
MIC5841/5842 8-Bit Serial-Input Latched Drivers ..... 7-42
MIC58P42 8-Bit Serial-Input Protected Latched Driver ..... 7-49
MIC5891 8-Bit Serial-Input Latched Source Driver ..... 7-54
MIC59P50 8-Bit Parallel-Input Protected Latched Driver ..... 7-58
MIC59P60 8-Bit Serial-Input Protected Latched Driver ..... 7-63
Application Note 2: MIC4807 Display Dimmer ..... 7-70


\section*{Latched-Driver Selection Guide}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline Device & Input & Number Output Channels & Nominal Sink Current & Nominal Source Current & Maximum Output Voltage* & Thermal, UVLO, Overcurrent Protection & \begin{tabular}{l}
SOIC \\
\(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)
\end{tabular} & \[
\begin{gathered}
\text { Packa } \\
\text { PLCC } \\
-40^{\circ} \mathrm{C} 0+85^{\circ} \mathrm{C} \\
\hline
\end{gathered}
\] & es PDIP \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & CerDIP
\[
-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C}
\] \\
\hline MIC4807 & Parallel 3-bit Address & 8-bit & 100 mA & - & 80V & \(\square\) & - & - & 18-pin & 18-pin \\
\hline MIC5800 & Parallel & 4-bit & 400 mA & & 50V & & 14-pin & - & 14-pin & 14-pin \\
\hline MIC5801 & Parallel & 8-bit & 400 mA & - & 50 V & - & - & 28-pin & 22-pin & 22-pin \\
\hline MIC58P01 & Parallel & 8-bit & 400 mA & - & 80V & \(\square\) & 24-pin wide & 28-pin & 22-pin & 22-pin \\
\hline MIC5810 & Serial & 10-bit & 15 mA & 40 mA & 60V & - & 18-pin wide & - & 18-pin & - \\
\hline MIC5812 & Serial & 20-bit & 15 mA & 50 mA & 60 V & - & - & 28-pin & - & 28-pin \\
\hline MIC5818 & Serial & 32-bit & 15 mA & 40 mA & 60 V & - & - & 44-pin & - & 40-pin \\
\hline MIC5821 & Serial & 8-bit & 400 mA & - & \(50 \mathrm{~V} / 35 \mathrm{~V}\) & - & - & - & 16-pin & - \\
\hline MIC5822 & Serial & 8-bit & 400 mA & - & \(80 \mathrm{~V} / 50 \mathrm{~V}\) & - & - & - & 16-pin & 16-pin \\
\hline MIC5841 & Serial & 8-bit & 400 mA & & \(50 \mathrm{~V} / 35 \mathrm{~V}\) & - & 18-pin wide & 20-pin & 18-pin & 18-pin \\
\hline MIC5842 & Serial & 8-bit & 400 mA & - & \(80 \mathrm{~V} / 50 \mathrm{~V}\) & - & 18-pin wide & 20-pin & 18-pin & 18-pin \\
\hline MIC58P42 & Serial & 8-bit & 400 mA & - & \(80 \mathrm{~V} / 50 \mathrm{~V}\) & \(\square\) & 18-pin wide & 20-pin & 18-pin & 18-pin \\
\hline MIC5891 & Serial & 8-bit & - & 400 mA & \(50 \mathrm{~V} / 35 \mathrm{~V}\) & - & 16-pin wide & - & 16-pin & - \\
\hline MIC59P50 & Parallel & 8-bit & 400 mA & - & 80V / 50V & \(\square\) & 24-pin wide & 28-pin & 24-pin & 24-pin narrow \\
\hline MIC59P60 & Serial & 8-bit & 400 mA & - & \(80 \mathrm{~V} / 50 \mathrm{~V}\) & \(\square\) & 20-pin & 20-pin & 20-pin & 20-pin \\
\hline
\end{tabular}
* Second voltage, when shown, is for inductive load applications.

\title{
MIC4807
}

\section*{General Description}

The MIC4807 is an 80 V , 8 -channel, addressable low side driver with latches and TTL/CMOS compatible logic inputs. Each logic input is composed of a comparator with a 1.4 V bandgap-derived reference serving as the trip point. The addresses ( \(\mathrm{A}_{\mathbb{N}}, \mathrm{B}_{\mathbb{N}}\), and \(\mathrm{C}_{\mathbb{N}}\) ) and Data-in logic inputs have an internal \(50 \mu \mathrm{~A}\) pull-up current source, while the Output Enable (OE), Chip Select (CS), and Clear logic inputs have an internal \(75 \mu \mathrm{~A}\) pull-down sink. If the logic lines to the MIC4807 are severed, these currents guarantee that the outputs will turn OFF.

Individual latches in the MIC4807 are selected by a binary address presented at inputs \(\mathrm{A}_{\mathbb{N}^{\prime}}, \mathrm{B}_{\mathbb{N}}\), and \(\mathrm{C}_{\mathbb{I N}}\). Data-in is directed to the addressed latch while CS is held low, allowing an individual output to be pulse-width modulated. When \(\overline{\mathrm{CS}}\) is set high again, the last Data-in is stored in the latch. If Datain = " 1 ", the addressed output is turned on, and if Data-in = " 0 ", the addressed output is turned off.

Information presented to Data-in and the address inputs is transferred to the latches while \(\overline{\mathrm{CS}}\) is pulled low. For application, where several outputs must be (Continued)

\section*{Features}
- 4.5 V to 16 V Operation
- Eight 80 V 100 mA Outputs
- Off-state Leakage less than \(10 \mu \mathrm{~A}\) at \(25^{\circ} \mathrm{C}\)
- Short-Circuit Proof
- Thermal Shutdown with Hysteresis
- DMOS Output Devices ( \(\mathrm{R}_{\text {ON }} \leq 7 \Omega\) at \(25^{\circ} \mathrm{C}\) )

\section*{Applications}
- Lamp Drivers
- Solenoid Drivers
- Display Drivers
-Electroluminescent
-Vacuum Fluorescent
-Plasma
- Relay Drivers
- Print Head Drivers
- Heater Drivers
- Power Semiconductor Drivers
- Security Systems
- Environmental Controls
- Process Controllers

\section*{Pin Diagram}


\section*{Ordering Information}
\begin{tabular}{|l|c|c|}
\hline \begin{tabular}{c} 
Part \\
Number
\end{tabular} & \begin{tabular}{c} 
Operating \\
Temperature-Range
\end{tabular} & Package \\
\hline MIC4807AJB & \(-55^{\circ} \mathrm{C}\) to \(125^{\circ} \mathrm{C}\) & 18-Pin Ceramic DIP \\
\hline MIC4807BN & \(-40^{\circ} \mathrm{C}\) to \(85^{\circ} \mathrm{C}\) & 18-Pin Plastic DIP \\
\hline
\end{tabular}
* AJB indicates units screened to MIL-STD 883, Method 5004, condition B, and burned-in for 1-week.

\section*{Block Diagram}


\section*{General Description (Continued)}
turned on simultaneously, Gray Code address sequencing can be applied to Ain, Bin, Cin, while Data-in is held high and \(\overline{\mathrm{CS}}\) is held low. Data-in will be transferred to each address in turn, without the need to toggle \(\overline{\mathrm{CS}}\). Similarly, a set of outputs could be simultaneously turned off by setting Data-in low. Gray Code ensures that no intermediate addresses are inadvertently accessed. A typical Gray Code is \(0,1,3,2,6\), 7, 5, 4.

Each output drive circuit has a high-voltage, power DMOS device configured as a transconductance loop. This loop limits the output current to typically 200 mA . While current limiting keeps the output device within its allowable safeoperating area (SOA), the power dissipation may be excessive. Long-term survival is guaranteed by thermal shutdown.
When operated below current limit, the outputs appear as small-valued resistors (typically \(5.1 \Omega\) at \(25^{\circ} \mathrm{C}\) ) connected to ground. The "ON" resistance ( \(\mathrm{R}_{\mathrm{ON}}\) ) has a strong, positive
temperature coefficient (approximately \(7500 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) ) which promotes current sharing if two or more outputs are paralleled.
Absolute Maximum Ratings (Notes 1, 2 and 3)
\begin{tabular}{|c|c|}
\hline Output Voltage (V \({ }_{\text {OUT }}\), OFF) & 100 V \\
\hline Supply Voltage ( \(\mathrm{V}_{\mathrm{DD}}\) ) & 16.5 V \\
\hline Logic Input Voltage ( \(\mathrm{V}_{\text {IN }}\) ) & -0.3 V TO \(\mathrm{V}_{\mathrm{DD}}+0.3\) \\
\hline Continuous Output Current (IOUT) & Internally Limited \\
\hline Power Dissipation ( \(\mathrm{P}_{\mathrm{D}}\), Note 2) & Internally Limited \\
\hline \multicolumn{2}{|l|}{Ambient Temperature ( \(\mathrm{T}_{\mathrm{A}}\) ) :} \\
\hline B Version & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) \\
\hline A version & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) \\
\hline Maximum Junction Temperature ( \(\mathrm{T}_{\text {JMAX }}\) ) & AX) \(150^{\circ} \mathrm{C}\) \\
\hline Storage Temperature & \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) \\
\hline \(\theta_{\text {JA }}\) - Plastic DIP & \(130^{\circ} \mathrm{C} / \mathrm{W}\) \\
\hline \(\theta_{\text {JA }}-\) Ceramic DIP & \(90^{\circ} \mathrm{C} /\) \\
\hline
\end{tabular}

Supply Voltage ( \(\mathrm{V}_{\mathrm{DD}}\) ) 16.5 V
Logic Input Voltage ( \(\mathrm{V}_{\mathrm{IN}}\) )
Continuous Output Current (IOUT)
Power Dissipation ( \(\mathrm{P}_{\mathrm{D}}\), Note 2)
Ambient Temperature \(\left(\mathrm{T}_{\mathrm{A}}\right)\) :
\(\theta_{\mathrm{JA}}-\) Plastic DIP \(\quad 130^{\circ} \mathrm{C} / \mathrm{W}\)
\(\theta_{\mathrm{JA}}-\) Ceramic DIP \(90^{\circ} \mathrm{C} / \mathrm{W}\)

Electrical Characteristics: (Note 6) MIC4807BN, \(T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=15 \mathrm{~V}\) unless otherwise specified (see Test Circuit).
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Symbol & Parameter & Conditions & Min & Typ & Max & Units \\
\hline \(V_{D D}\) & Supply Voltage & & 4.5 & & 16 & V \\
\hline IDD & Supply Current & \[
\begin{aligned}
& \mathrm{OE}=\mathrm{L}(\text { Note } 3) \\
& \mathrm{OE}=\mathrm{H}(\text { Note } 4)
\end{aligned}
\] & & \[
\begin{aligned}
& 5.5 \\
& 1.5
\end{aligned}
\] & \[
\begin{gathered}
10 \\
3
\end{gathered}
\] & \[
\begin{aligned}
& \mathrm{mA} \\
& \mathrm{~mA}
\end{aligned}
\] \\
\hline VIN (0) & Logic Input Voltage & \(4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 16 \mathrm{~V}\) & & & 0.8 & V \\
\hline VIN (1) & & & 2.0 & & & V \\
\hline IIN (0) & Logic Input Current for AIN, \(\mathrm{B}_{\mathrm{IN}}, \mathrm{C}_{\mathrm{IN}}\), and Data-in & \(\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}\) & -150 & -70 & -25 & \(\mu \mathrm{A}\) \\
\hline \(\ln (1)\) & Logic Input Current for \(\overline{C S}\), OE, and Clear & \(\mathrm{V}_{1 N}=\mathrm{V}_{\mathrm{DD}}\) & 25 & 130 & 250 & \(\mu \mathrm{A}\) \\
\hline Iout & Output Leakage Current & \(\mathrm{OE}=0 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=80 \mathrm{~V}\) & & 1 & 10 & \(\mu \mathrm{A}\) \\
\hline Ron & Output "ON" Resistance & Output is \(\mathrm{ON}, \mathrm{V}_{\text {OUT }}=0.7 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=10 \mathrm{~V}\) & & 5.1 & 7 & \(\Omega\) \\
\hline Isc & Short Circuit Current & Output is \(\mathrm{ON}<\mathrm{V}_{\text {OUT }}=50 \mathrm{~V}\) \(10 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 15 \mathrm{~V}\) (Note 5 ) & 140 & 190 & 250 & mA \\
\hline Vout & Output Voltage (OFF) & & & & 80 & V \\
\hline Vout & Output Voltage (ON) & \[
\begin{aligned}
& \text { IOUT }=50 \mathrm{~mA}, \mathrm{~V}_{D D}=10 \mathrm{~V} \\
& \text { IOUT }=100 \mathrm{~mA}, V_{D D}=10 \mathrm{~V}
\end{aligned}
\] & & \[
\begin{aligned}
& 0.26 \\
& 0.51
\end{aligned}
\] & \[
\begin{gathered}
0.35 \\
0.7
\end{gathered}
\] & \[
\begin{aligned}
& \text { v } \\
& \text { v }
\end{aligned}
\] \\
\hline & Data and Address Set-up Time & \(V_{D D}=10 \mathrm{~V}\) for all timing tests (A, see Timing Diagram) & 400 & & & ns \\
\hline & Data and Address Hold Time & (B) & 50 & & & ns \\
\hline & CS Pulse Width & (C) & 500 & & & ns \\
\hline & Turn-on Delay & (D) & & & 2.5 & ns \\
\hline
\end{tabular}

Electrical Characteristics: (Note 6) MIC4807BN, \(T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=15 \mathrm{~V}\) unless otherwise specified (see Test Circuit).
\begin{tabular}{l|l|l|c|c|c|c}
\hline Symbol & \multicolumn{1}{|c|}{ Parameter } & Conditions & Min & Typ & Max & Units \\
\hline & Turn-Off Delay & (E) & & & 2.5 & \(\mu \mathrm{~s}\) \\
\hline & \begin{tabular}{l} 
Output Disable \\
Response Time
\end{tabular} & (F) & & & 2 & \(\mu \mathrm{~s}\) \\
\hline & \begin{tabular}{l} 
Output Enable \\
Response Time
\end{tabular} & (G) & & & 2 & \(\mu \mathrm{~s}\) \\
\hline & \(\overline{\text { Clear Response Time }} \quad\) (H) & & & 2.5 & \(\mu \mathrm{~s}\) \\
\hline & Clear Pulse Width & (I) & 500 & & & ns \\
\hline
\end{tabular}

Electrical Characteristics: (Note 6) MIC4807AJB, \(T_{A}=-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=15 \mathrm{~V}\) unless otherwise specified (see Test Circuit).
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Symbol & Parameter & Conditions & Min & Typ & Max & Units \\
\hline \(V_{\text {DD }}\) & Supply Voltage & & 4.5 & & 16 & V \\
\hline IDD & Supply Current & \[
\begin{aligned}
& \mathrm{OE}=\mathrm{L}(\text { Note } 3) \\
& \mathrm{OE}=\mathrm{H}(\text { Note } 4)
\end{aligned}
\] & & & \[
\begin{gathered}
15 \\
4
\end{gathered}
\] & \[
\begin{aligned}
& \mathrm{mA} \\
& \mathrm{~mA}
\end{aligned}
\] \\
\hline \(\mathrm{V}_{\text {IN }}(0)\) & Logic Input Voltage & \(4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 16 \mathrm{~V}\) & & & 0.8 & V \\
\hline VIN (1) & & & 2.0 & & & V \\
\hline IIN (0) & Logic Input Current for AIN, \(\mathrm{B}_{\mathrm{IN}}, \mathrm{C}_{\mathrm{IN}}\), and Data-in & \(V_{\text {IN }}=0 \mathrm{~V}\) & -250 & & -10 & \(\mu \mathrm{A}\) \\
\hline \(\operatorname{liN}(1)\) & Logic Input Current for \(\overline{\mathrm{CS}}\), OE, and Clear & \(\mathrm{V}_{1 \mathrm{~N}}=\mathrm{V}_{\mathrm{DD}}\) & 25 & & 400 & \(\mu \mathrm{A}\) \\
\hline Iout & Output Leakage Current & \(\mathrm{OE}=0 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=80 \mathrm{~V}\) & & 5.1 & 7 & \(\mu \mathrm{A}\) \\
\hline RON & Output "ON" Resistance & Output is \(\mathrm{ON}, \mathrm{V}_{\text {OUT }}=0.7 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=10 \mathrm{~V}\) & & & 12 & \(\Omega\) \\
\hline Isc & Short Circuit Current & Output is \(\mathrm{ON}<\mathrm{V}_{\text {OUT }}=50 \mathrm{~V}\) \(10 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 15 \mathrm{~V}\) (Note 5) & 100 & & 300 & mA \\
\hline V OUT & Output Voltage (OFF) & & & & 80 & V \\
\hline Vout & Output Voltage (ON) & \[
\begin{aligned}
& \text { IOUT }=50 \mathrm{~mA}, \mathrm{~V}_{D D}=10 \mathrm{~V} \\
& \text { IOUT }=100 \mathrm{~mA}, V_{D D}=10 \mathrm{~V}
\end{aligned}
\] & & & \[
\begin{aligned}
& 0.6 \\
& 1.2
\end{aligned}
\] & \[
\begin{aligned}
& \text { V } \\
& \text { V }
\end{aligned}
\] \\
\hline & Data and Address Set-up Time & \(\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}\) for all timing tests (A, see Timing Diagram) & 700 & & & ns \\
\hline & Data and Address Hold Time & (B) & 50 & & & ns \\
\hline & \(\overline{\text { CS Pulse Width }}\) & (C) & 1000 & & & ns \\
\hline & Turn-on Delay & (D) & & & 5 & \(\mu \mathrm{s}\) \\
\hline
\end{tabular}

Electrical Characteristics: (Note 6) MIC4807BN, \(T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=15 \mathrm{~V}\) unless otherwise specified (see Test Circuit).
\begin{tabular}{l|l|l|c|r|r|r}
\hline Symbol & \multicolumn{1}{|c|}{ Parameter } & Conditions & Min & Typ & Max & Units \\
\hline & Turn-Off Delay & (E) & & & 5 & \(\mu \mathrm{~s}\) \\
\hline & \begin{tabular}{l} 
Output Disable \\
Response Time
\end{tabular} & (F) & & & 4 & \(\mu \mathrm{~s}\) \\
\hline & \begin{tabular}{l} 
Output Enable \\
Response Time
\end{tabular} & (G) & & & 4 & \(\mu \mathrm{~s}\) \\
\hline & \(\overline{\text { Clear Response Time }}\) & (H) & & & 5 & \(\mu \mathrm{~s}\) \\
\hline & \(\overline{\text { Clear Pulse Width }}\) & (I) & 1000 & & & ns \\
\hline
\end{tabular}

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Electrical specifications do not apply when operating the device beyond its specified operating ratings.
Note 2: The junction temperature is internally limited by a thermal shutdown circuit. The maximum power dissipation is a function of \(T_{J M A X}, \theta_{J A}\), and \(T_{A}\). The maximum allowable power dissipation at any ambient temperature is \(P_{D}=\left(T_{J M A X}-T_{A}\right) / \theta_{J A}\). If this dissipation is exceeded, the die temperature will rise above \(150^{\circ} \mathrm{C}\), and the MIC4807 will go into thermal shutdown.
Note 3: All outputs are off when OUTPUT ENABLE is pulled low.
Note 4: All outputs are turned on during this test.
Note 5: Pulse testing is used to avoid thermal shutown.
Note 6: Minimum and Maximum limits are tested and 100\% guaranteed over the temperature range specified. Typicals are measured at \(25^{\circ} \mathrm{C}\) and represent the most likely parametric norm.

\section*{Timing Diagram}


\section*{Test Circuit and AC Waveform Measurement Standards}


\section*{Equivalent Logic Diagram}


\section*{Truth Table}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \(\overline{\text { CS }}\) & Clear & Data-In & \(\mathrm{C}_{\text {IN }}\) & \(\mathrm{B}_{\text {IN }}\) & \(\mathrm{A}_{\text {IN }}\) & OE & \(\mathrm{HVOUT}_{0}\) & \(\mathrm{HVOUT}_{1}\) & \(\mathrm{HVOUT}_{2}\) & \(\mathrm{HVOUT}_{3}\) & \(\mathrm{HVOUT}_{4}\) & \(\mathrm{HVOUT}_{5}\) & \(\mathrm{HVOUT}_{6}\) & \(\mathrm{HVOUT}_{7}\) & Functional Mode \\
\hline X & L & X & X & X & X & X & H & H & H & H & H & H & H & H & Clear \\
\hline H & H & X & X & X & X & H & P & P & P & P & P & P & P & P & Memory \\
\hline L & H & D & L & L & L & H & \(\overline{\text { D }}\) & P & P & P & P & P & P & P & Address HVOUT 0 \\
\hline L & H & D & L & L & H & H & P & \(\overline{\mathrm{D}}\) & P & P & P & P & P & P & Address HVOUT \({ }_{1}\) \\
\hline L & H & D & L & H & L & H & P & P & \(\overline{\text { D }}\) & P & P & P & P & P & Address \(\mathrm{HVOUT}_{2}\) \\
\hline L & H & D & L & H & H & H & P & P & P & \(\overline{\mathrm{D}}\) & P & P & P & P & Address \(\mathrm{HVOUT}_{3}\) \\
\hline L & H & D & H & L & L & H & P & P & P & P & \(\overline{\mathrm{D}}\) & P & P & P & Address \(\mathrm{HVOUT}_{4}\) \\
\hline L & H & D & H & L & H & H & P & P & P & P & P & \(\overline{\text { D }}\) & P & P & \({\text { Address } \mathrm{HVOUT}_{5} \text { }}^{\text {d }}\) \\
\hline L & H & D & H & H & L & H & P & P & P & P & P & P & \(\overline{\text { D }}\) & P & Address \(\mathrm{HVOUT}_{6}\) \\
\hline L & H & D & H & H & H & H & P & P & P & P & P & P & P & \(\overline{\text { D }}\) & Address \(\mathrm{HVOUT}_{7}\) \\
\hline x & X & X & X & X & X & L & H & H & H & H & H & H & H & H & Blanking \\
\hline
\end{tabular}

\footnotetext{
L = Low Logic Level
H = High Logic Level
X = Don't Care
\(\mathrm{P}=\) Previous State
D = Data (High or Low)
}

Typical DC Output Characteristics for the "On" State:
\(\left(V_{D D}=10 \mathrm{~V}\right.\) and \(T_{A}=25^{\circ} \mathrm{C}\) unless other wise specified)
\[
\begin{aligned}
& -V_{D D}=10 \mathrm{~V} \\
& ---V_{D D}=15 \mathrm{~V}
\end{aligned}
\]




> EXPANDED VERSION OF SHORT CIRCUIT CURRENT FOR LOW OUTPUT VOLTAGE (VouT)




\section*{Pin Description}
\begin{tabular}{|c|c|c|}
\hline Pin No. & Pin Name & Functional Description \\
\hline 5 & Ground & Electrical ground to chip substrate. \\
\hline 12 & \(V_{\text {D }}\) & Positive logic supply voltage (10V-15V). \\
\hline \[
\begin{gathered}
1,2,8 \\
9,10,11 \\
17,18
\end{gathered}
\] & \(\mathrm{HVOUT}_{0}\) through \(\mathrm{HVOUT}_{7}\) & These are the high voltage (HV) open outputs, each of which is capable of sinking 100 mA when switched on, and standing off 80 V when switched off. In addition, each output channel is equipped with an analog current limiter to protect it from shorts to the positive high voltage supply. When an output is shorted (up to 80 V ), a maximum of 225 mA ( 200 mA nominal) will flow through it to ground. \\
\hline 13, 14, 15 & \(\mathrm{C}_{\mathbb{N}}, \mathrm{B}_{\text {IN }}, \& \mathrm{~A}_{\text {IN }}\) & When these inputs are combined together they form the BCD address used to select the desired output. Each input is TTL compatible with an internal pull-up current source of 50 mA . \\
\hline 6 & CS & When \(\overline{\mathrm{CS}}\) is at logic " 0 " the device is actively addressed, and when \(\overline{\mathrm{CS}}\) is at logic "1" the decoded address and input Data are inhibited, making the part unaddressable. \(\overline{\mathrm{CS}}\) is TTL compatible with an internal pull-down current sink of \(75 \mu \mathrm{~A}\). \\
\hline 7 & \(\overline{\text { Clear }}\) & \(\overline{\text { Clear resets all the outputs to the off state when pulled to logic " } 0 \text { ", and is }}\) TTL compatible with an internal pull-down current sink of \(75 \mu \mathrm{~A}\). \\
\hline 16 & Data-in & Data-in determines the state of the output being addressed. When Datain is at logic "0" the addressed output is turned off, and when Data-in is at logic " 1 " the addressed output is turned on. Data-in is TTL compatible with an internal pull-up current source of \(50 \mu \mathrm{~A}\). \\
\hline 4 & OE & OE allows the bank of eight outputs to be duty cycled together. When OE is at logic " 1 " the outputs are enabled to follow their respective latches, and when OE is at logic " 0 " all the outputs are turned off. OE is TTL Compatible with a pull-down current sink of \(75 \mu \mathrm{~A}\). \\
\hline
\end{tabular}


\section*{General Description}

The MIC5800/5801 latched drivers are high-voltage, highcurrent integrated circuits comprised of four or eight CMOS data latches, a bipolar Darlington transistor driver for each latch, and CMOS control circuitry for the common CLEAR, STROBE, and OUTPUT ENABLE functions.

The bipolar/MOS combination provides an extremely lowpower latch with maximum interface flexibility. MIC5800 contains four latched drivers; MIC5801 contains eight latched drivers.

Data input rates are greatly improved in these devices. With a 5 V supply, they will typically operate at better than 5 MHz . With a 12 V supply, significantly higher speeds are obtained.

The CMOS inputs are compatible with standard CMOS, PMOS, and NMOS circuits. TTL or DTL circuits may require the use of appropriate pull-up resistors. The bipolar outputs are suitable for use with relays, solenoids, stepping motors, LED or incandescent displays, and other high-power loads.

Both units have open-collector outputs and integral diodes for inductive load transient suppression. The output transistors are capable of sinking 500 mA and will sustain at least 50 V in the OFF state. Because of limitations on package power dissipation, the simultaneous operation of all drivers at maximum rated current can only be accomplished by a reduction in duty cycle. Outputs may be paralleled for higher load current capability.

\section*{Features}
- 4.4MHz Minimum Data Input Rate
- High-Voltage, Current Sink Outputs
- Output Transient Protection
- CMOS, PMOS, NMOS, and TTL Compatible Inputs
- Internal Pull-Down Resistors
- Low-Power CMOS Latches

\section*{Ordering Information}
\begin{tabular}{|l|c|c|}
\hline Part Number & Temperature Range & Package \\
\hline MIC5800BN & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(14-\) Pin Plastic DIP \\
\hline MIC5800AJ & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(14-\) Pin CERDIP \\
\hline \(5962-8764002 \mathrm{CA}^{1}\) & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(14-\) Pin CERDIP \\
\hline MIC5800BM & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(14-\) Pin SOIC \\
\hline MIC5801BN & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(22-\) Pin Plastic DIP \\
\hline MIC5801AJ & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(22-\) Pin CERDIP \\
\hline \(5962-8764001 \mathrm{WA}^{2}\) & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(22-\) Pin CERDIP \\
\hline MIC5801BV & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(28-\) Pin PLCC \\
\hline MIC5801BWM & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(24-\) Pin SOIC \\
\hline
\end{tabular}

1 Standard Military Drawing number for MIC5800AJBQ
2 Standard Military Drawing number for MIC5801AJBQ

\section*{Functional Diagram}


\section*{Typical Input}


Absolute Maximum Ratings: (Notes 1-7)
at \(+25^{\circ} \mathrm{C}\) Free-Air Temperature
\begin{tabular}{lr} 
Output Voltage, VCE & 50 V \\
Supply Voltage, VDD & 15 V \\
Input Voltage Range, VIN & -0.3 V to \begin{tabular}{l} 
DD \\
Continuous Collector Current, IC \\
Package Power Dissipation:
\end{tabular} \\
MIC5800 Plastic DIP (Note 1) & 500 mA \\
MIC5801 Plastic DIP (Note 2) & 2.1 W \\
MIC5800 SOIC (Note 3) & 2.5 W \\
MIC5801 PLCC (Note 4) & 1.0 W \\
MIC5800 CERDIP (Note 5) & 2.25 W \\
MIC5801 CERDIP (Note 6) & 2.8 W \\
Operating Temperature Range, & 3.1 W \\
Storage Temperature Range, TS & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) \\
& \(-65^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)
\end{tabular}

Note 1: Derate at \(16.7 \mathrm{~mW} /{ }^{\circ} \mathrm{C}\) above \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\)
Note 2: Derate at \(20 \mathrm{~mW} /{ }^{\circ} \mathrm{C}\) above \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\)
Note 3: Derate at \(8.5 \mathrm{~mW} /{ }^{\circ} \mathrm{C}\) above \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\)
Note 4: Derate at \(18.2 \mathrm{~mW} /{ }^{\circ} \mathrm{C}\) above \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\)
Note 5: Derate at \(21.7 \mathrm{~mW} /{ }^{\circ} \mathrm{C}\) above \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\)
Note 6: Derate at \(25 \mathrm{~mW} /{ }^{\circ} \mathrm{C}\) above \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\)
Note 7: Micrel CMOS devices have input-static protection but are susceptible to damage when exposed to extremely high static electrical charges.

\section*{Pin Configuration}


MIC5800BN, AJ, BM


MIC5801BN, AJ

\section*{Pin Configurations (continued)}


\section*{MIC5801BV}

\section*{Allowable Output Current As A Function of Duty Cycle}


MIC5801BN,AJ,AJB


Electrical Characteristics: at \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}\) (unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multirow[b]{2}{*}{Test Conditions} & \multicolumn{3}{|c|}{Limits} & \multirow[b]{2}{*}{Units} \\
\hline & & & Min. & Typ. & Max. & \\
\hline \multirow[t]{2}{*}{Output Leakage Current} & \multirow[t]{2}{*}{\(I_{\text {CEX }}\)} & \(\mathrm{V}_{\mathrm{CE}}=50 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) & & & 50 & \multirow[t]{2}{*}{\(\mu \mathrm{A}\)} \\
\hline & & \(\mathrm{V}_{\mathrm{CE}}=50 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}\) & & & 100 & \\
\hline \multirow[t]{3}{*}{Collector-Emitter Saturation Voltage} & \multirow[t]{3}{*}{\(\mathrm{V}_{\text {CE (SAT }}\)} & \(\mathrm{I}_{\mathrm{C}}=100 \mathrm{~mA}\) & & 0.9 & 1.1 & \multirow[t]{3}{*}{V} \\
\hline & & \(\mathrm{I}_{\mathrm{C}}=200 \mathrm{~mA}\) & & 1.1 & 1.3 & \\
\hline & & \(\mathrm{I}_{\mathrm{C}}=350 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DD}}=7.0 \mathrm{~V}\) & & 1.3 & 1.6 & \\
\hline \multirow[t]{4}{*}{Input Voltage} & \(\mathrm{V}_{\text {IN }}(0)\) & & & & 1.0 & \multirow[t]{4}{*}{V} \\
\hline & \multirow[t]{3}{*}{\(\mathrm{V}_{\mathrm{IN}(1)}\)} & \(\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}\) & 10.5 & & & \\
\hline & & \(\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}\) & 8.5 & & & \\
\hline & & \(\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}\) (See Note) & 3.5 & & & \\
\hline \multirow[t]{3}{*}{Input Resistance} & \multirow[t]{3}{*}{RIN} & \(\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}\) & 50 & 200 & & \multirow[t]{3}{*}{\(\mathrm{k} \Omega\)} \\
\hline & & \(\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}\) & 50 & 300 & & \\
\hline & & \(\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}\) & 50 & 600 & & \\
\hline \multirow[t]{5}{*}{Supply Current} & \multirow[t]{3}{*}{\begin{tabular}{l}
IDD(ON) \\
(Each \\
Stage)
\end{tabular}} & \(\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}\), Outputs Open & & 1.0 & 2.0 & \multirow[t]{3}{*}{mA} \\
\hline & & \(\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}\), Outputs Open & & 0.9 & 1.7 & \\
\hline & & \(\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}\), Outputs Open & & 0.7 & 1.0 & \\
\hline & \multirow[t]{2}{*}{\begin{tabular}{l}
IDD(OFF) \\
(Total)
\end{tabular}} & \(\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}\), Outputs Open, Inputs \(=0 \mathrm{~V}\) & & & 200 & \multirow[t]{2}{*}{\(\mu \mathrm{A}\)} \\
\hline & & \(\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}\), Outputs Open, Inputs \(=0 \mathrm{~V}\) & & 50 & 100 & \\
\hline \multirow[t]{2}{*}{Clamp Diode Leakage Current} & \multirow[t]{2}{*}{\(\mathrm{I}_{\mathrm{R}}\)} & \(\mathrm{V}_{\mathrm{R}}=50 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) & & & 50 & \multirow[t]{2}{*}{\(\mu \mathrm{A}\)} \\
\hline & & \(\mathrm{V}_{\mathrm{R}}=50 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}\) & & & 100 & \\
\hline Clamp Diode Forward Voltage & \(\mathrm{V}_{\mathrm{F}}\) & \(\mathrm{I}_{\mathrm{F}}=350 \mathrm{~mA}\) & & 1.7 & 2.0 & V \\
\hline
\end{tabular}

NOTE : Operation of these devices with standard TTL or DTL may require the use of appropriate pull-up resistors to insure a minimum logic " 1 ".


\section*{Timing Conditions}
(Logic Levels are \(\mathrm{V}_{D D}\) and Ground)
A. Minimum data active time before strobe enabled (data set-up time) ..... 50 ns
B. Minimum data active time after strobe disabled (data hold time) ..... 50 ns
C. Minimum strobe pulse width ..... 125 ns
D. Typical time between strobe activation and output on to off transition ..... 500 ns
E. Typical time between strobe activation and output off to on transition ..... 500 ns
F. Minimum clear pulse width ..... 300 ns
G. Minimum data pulse width ..... 225 ns

\section*{Truth Table}
\begin{tabular}{|c|c|c|c|c|c|}
\hline & & & Output & \multicolumn{2}{|c|}{ OUT \(_{N}\)} \\
\cline { 5 - 6 } \(\mathrm{IN}_{\mathrm{N}}\) & Strobe & Clear & Enable & \(\mathrm{t}-1\) & t \\
\hline 0 & 1 & 0 & 0 & X & OFF \\
\hline 1 & 1 & 0 & 0 & X & ON \\
\hline X & X & 1 & X & X & OFF \\
\hline X & X & X & 1 & X & OFF \\
\hline X & 0 & 0 & 0 & ON & ON \\
\hline X & 0 & 0 & 0 & OFF & OFF \\
\hline
\end{tabular}
\(X=\) Irrelevant
\(\mathrm{t}-1=\) previous output state
t = present output state

Information present at an input is transferred to its latch when the STROBE is high. A high CLEAR input will set all latches to the output OFF condition regardless of the data or STROBE input levels. A high OUTPUT ENABLE will set all outputs to the off condition, regardless of any other input conditions. When the OUTPUT ENABLE is low, the outputs depend on the state of their respective latches.

\section*{Typical Application}

\section*{Unipolar Stepper-Motor Drive}


UNIPOLAR WAVE DRIVE


UNIPOLAR 2-PHASE DRIVE

\(\mathrm{OUT}_{4}\)


\section*{Typical Applications, Continued}


MIC5800 Incandescent/Halogen Lamp Driver


\section*{General Description}

The MIC58P01 parallel-input latched driver is a high-voltage ( 80 V ), high-current ( 500 mA ) integrated circuit comprised of eight CMOS data latches, a bipolar Darlington transistor driver for each latch, and CMOS control circuitry for the common CLEAR, STROBE, and OUTPUT ENABLE functions. Similar to the MIC5801, additional protection circuitry supplied on this device includes thermal shutdown, under voltage lockout (UVLO), and overcurrent shutdown.

The bipolar/CMOS combination provides an extremely lowpower latch with maximum interface flexibility. The MIC58P01 has open-collector outputs capable of sinking 500 mA and integral diodes for inductive load transient suppression with a minimum output breakdown voltage rating of \(80 \mathrm{~V}(50 \mathrm{~V}\) sustaining). The drivers may be paralleled for higher load current capability.

With a 5V logic supply, the MIC58P01 will typically operate at better than 5 MHz . With a 12 V logic supply, significantly higher speeds are obtained. The CMOS inputs are compatible with standard CMOS, PMOS, and NMOS circuits. TTL circuits may require pull-up resistors.

Each of these eight outputs has an independent overcurrent shutdown of 500 mA . Upon current shutdown, the affected channel will turn OFF until \(\mathrm{V}_{\text {DD }}\) is cycled or the ENABLE/ RESET pin is pulsed high. Current pulses less than \(2 \mu \mathrm{~s}\) will not activate current shutdown. Temperatures above \(165^{\circ} \mathrm{C}\) will shut down all outputs. The UVLO circuit disables the outputs at low \(\mathrm{V}_{\mathrm{DD}}\); hysteresis of 0.5 V is provided.

\section*{Features}
- 4.4MHz Minimum Data Input Rate
- High-Voltage, High-Current Outputs
- Per-Output Overcurrent Shutdown (500mA typical)
- Under Voltage Lockout
- Thermal Shutdown
- Output Transient Protection Diodes
- CMOS, PMOS, NMOS, and TTL Compatible Inputs
- Internal Pull-Down Resistors
- Low-Power CMOS Latches

\section*{Ordering Information}
\begin{tabular}{|l|l|l|}
\hline Part Number & Temperature Range & Package \\
\hline MIC58P01AJ & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & 22-Pin Ceramic DIP \\
\hline MIC58P01AJB* & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & 22 -Pin Ceramic DIP \\
\hline MIC58P01BN & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & 22 -Pin Plastic DIP \\
\hline MIC58P01BV & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & 28 -Pin PLCC \\
\hline MIC58P01BWM & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & 24 -Pin Wide SOIC \\
\hline
\end{tabular}
* AJB indicates units screened to MIL-STD 883, Method 5004, condition \(B\), and burned-in for 1 week.

\section*{Functional Diagram}


\section*{Pin Configuration}
(Ceramic or Plastic DIP)


\section*{Pin Configuration, Continued}


MIC58P01BV, 28-Pin PLCC
\begin{tabular}{|c|c|c|}
\hline & & \\
\hline ground 1 & & 24 NC \\
\hline clear 2 & & 23 OUTPUT \\
\hline strobe 3 & & \(22 \mathrm{~V}_{\mathrm{DD}}\) \\
\hline \(\mathbb{N}_{1} 4\) & & \(2{ }^{1} \mathrm{OUT}_{1}\) \\
\hline \(\mathbb{N}_{2} 5\) & & \(20 \mathrm{OUT}_{2}\) \\
\hline \(\mathbb{N}_{3}\)-6 & & \(19 \mathrm{OUT}_{3}\) \\
\hline \(\mathbb{N}_{4} \boxed{7}\) & MIC58P01BWM & \(18 \mathrm{OUT}_{4}\) \\
\hline \(\mathbb{N}_{5} 8\) & & \(17 \mathrm{OUT}_{5}\) \\
\hline \(\mathbb{N}_{6} 9\) & & \(16 \mathrm{OUT}_{6}\) \\
\hline \(\mathrm{N}_{7}\) & & \(15 \mathrm{OUT}_{7}\) \\
\hline \(\mathrm{N}_{8}\) & & \(14 \mathrm{OUT}_{8}\) \\
\hline GROUND 12 & & 13 common \\
\hline
\end{tabular}

MIC58P01BWM, 24-Pin SOIC (not pin compatible with MIC5801BWM)
\begin{tabular}{lr} 
Absolute Maximum Ratings: (Note 1) \\
at \(+25^{\circ} \mathrm{C}\) Free-Air Temperature \\
Output Voltage, \(\mathrm{V}_{\mathrm{CE}}\) & \\
Supply Voltage, \(\mathrm{V}_{\mathrm{DD}}\) & 80 V \\
Input Voltage Range, V IN & 15 V \\
Package Power Dissipation: & -0.3 V to \(\mathrm{V} \mathrm{DD}+0.3 \mathrm{~V}\) \\
MIC58P01BN & 2.25 W \\
Derate above \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) & \(22.5 \mathrm{~mW} /{ }^{\circ} \mathrm{C}\) \\
MIC58P01AJ/AJB & 2.0 W \\
Derate above \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) & \(20 \mathrm{~mW} /{ }^{\circ} \mathrm{C}\) \\
MIC58P01BV & 1.6 W \\
Derate above \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) & \(16 \mathrm{~mW} /{ }^{\circ} \mathrm{C}\) \\
MIC58P01BWM & 1.4 W \\
Derate above \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) & \(14 \mathrm{~mW} /{ }^{\circ} \mathrm{C}\) \\
Operating Temperature Range, \(\mathrm{T}_{\mathrm{A}}\) & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) \\
Storage Temperature Range, \(\mathrm{T}_{\mathrm{S}}\) & \(-65^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)
\end{tabular}

Note 1: Micrel CMOS devices have input-static protection but are susceptible to damage when exposed to extremely high static electrical charges.

\section*{Typical Input}


Allowable Output Current As A Function of Duty Cycle

MIC58P01BN


\section*{Pin Description}
\begin{tabular}{|l|l|l|}
\hline Pin (DIP) & Name & Description \\
\hline 1 & CLEAR & Resets all Latches and turns all outputs OFF (open). \\
\hline 2 & STROBE & Input Strobe Pin. Loads output latches when High. \\
\hline \(3-10\) & INPUT & Parallel Inputs, 1 through 8 \\
\hline 11 & GROUND & Logic and Output Ground pin. \\
\hline 12 & COMMON & Transient suppression diode common cathode pin. \\
\hline \(13-20\) & OUTPUT & Parallel Outputs, 8 through 1. \\
\hline 21 & \(V_{\text {DD }}\) & Logic Supply voltage. \\
\hline 22 & \begin{tabular}{l} 
OUTPUT \\
ENABLE/RESET
\end{tabular} & \begin{tabular}{l} 
When Low, Outputs are active. When High, outputs are inactive and device is reset \\
from a fault condition. An undervoltage condition emulates a high OE input.
\end{tabular} \\
\hline \hline
\end{tabular}

Electrical Characteristics: at \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}\) (unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multirow[b]{2}{*}{Test Conditions} & \multicolumn{3}{|c|}{Limits} & \multirow[b]{2}{*}{Units} \\
\hline & & & Min. & Typ. & Max. & \\
\hline \multirow[t]{2}{*}{Output Leakage Current} & \multirow[t]{2}{*}{\(I_{\text {CEX }}\)} & \(\mathrm{V}_{\mathrm{CE}}=80 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) & & & 50 & \multirow[t]{2}{*}{\(\mu \mathrm{A}\)} \\
\hline & & \(\mathrm{V}_{\mathrm{CE}}=80 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}\) & & & 100 & \\
\hline \multirow[t]{3}{*}{Collector-Emitter Saturation Voltage} & \multirow[t]{3}{*}{\(\mathrm{V}_{\text {CE }}(\mathrm{SAT})\)} & \(\mathrm{I}_{\mathrm{C}}=100 \mathrm{~mA}\) & & 0.9 & 1.1 & \multirow[t]{3}{*}{V} \\
\hline & & \(\mathrm{I}_{\mathrm{C}}=200 \mathrm{~mA}\) & & 1.1 & 1.3 & \\
\hline & & I C \(=350 \mathrm{~mA}\) & & 1.3 & 1.6 & \\
\hline \multirow[t]{4}{*}{Input Voltage} & V IN(0) & & & & 1.0 & \multirow[t]{4}{*}{V} \\
\hline & \multirow[t]{3}{*}{\(\mathrm{V}_{\mathrm{IN}(1)}\)} & \(\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}\) & 10.5 & & & \\
\hline & & \(V_{D D}=10 \mathrm{~V}\) & 8.5 & & & \\
\hline & & \(\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}\) (See Note) & 3.5 & & & \\
\hline \multirow[t]{3}{*}{Input Resistance} & \multirow[t]{3}{*}{\(\mathrm{R}_{\mathrm{IN}}\)} & \(\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}\) & 50 & 200 & & \multirow[t]{3}{*}{k ת} \\
\hline & & \(V_{D D}=10 \mathrm{~V}\) & 50 & 300 & & \\
\hline & & \(\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}\) & 50 & 600 & & \\
\hline \multirow[t]{8}{*}{Supply Current} & \multirow[t]{3}{*}{\begin{tabular}{l}
IDD(ON) \\
(One output active)
\end{tabular}} & \(\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}\), Outputs Open & & 3.3 & 4.5 & \multirow[t]{3}{*}{mA} \\
\hline & & \(\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}\), Outputs Open & & 3.1 & 4.5 & \\
\hline & & \(\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}\), Outputs Open & & 2.4 & 3.6 & \\
\hline & \multirow[t]{3}{*}{\begin{tabular}{l}
IDD(ON) \\
(All outputs \\
active)
\end{tabular}} & \(\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}\), Outputs Open & & 6.4 & 10.0 & \multirow[t]{3}{*}{mA} \\
\hline & & \(\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}\), Outputs Open & & 6.0 & 9.0 & \\
\hline & & \(\mathrm{V}_{\text {DD }}=5.0 \mathrm{~V}\), Outputs Open & & 4.7 & 7.5 & \\
\hline & \multirow[t]{2}{*}{\begin{tabular}{l}
IDD(OFF) \\
(Total)
\end{tabular}} & \(\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}\), Outputs Open, Inputs \(=0 \mathrm{~V}\) & & 3.0 & 4.5 & \multirow[t]{2}{*}{mA} \\
\hline & & \(\mathrm{V}_{\text {DD }}=5.0 \mathrm{~V}\), Outputs Open, Inputs \(=0 \mathrm{~V}\) & & 2.2 & 3.6 & \\
\hline \multirow[t]{2}{*}{\begin{tabular}{l}
Clamp Diode \\
Leakage Current
\end{tabular}} & \multirow[t]{2}{*}{\(\mathrm{I}_{\mathrm{R}}\)} & \(\mathrm{V}_{\mathrm{R}}=80 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) & & & 50 & \multirow[t]{2}{*}{\(\mu \mathrm{A}\)} \\
\hline & & \(\mathrm{V}_{\mathrm{R}}=80 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}\) & & & 100 & \\
\hline Overcurrent Threshold & ILIM & Per Output & & 500 & & mA \\
\hline Start-Up Voltage & \(\mathrm{V}_{\text {SU }}\) & Note 2. & 3.5 & 4.0 & 4.5 & V \\
\hline Minimum Operating \(\mathrm{V}_{\text {DD }}\) & \(\mathrm{V}_{\text {DD MIN }}\) & & 3.0 & 3.5 & 4.0 & V \\
\hline Clamp Diode Forward Voltage & \(\mathrm{V}_{\mathrm{F}}\) & \(\mathrm{I}_{\mathrm{F}}=350 \mathrm{~mA}\) & & 1.7 & 2.0 & V \\
\hline Thermal Shutdown & & & & 165 & & \({ }^{\circ} \mathrm{C}\) \\
\hline Thermal Shutdown Hystersis & & & & 10 & & \({ }^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

NOTE 1: Operation of these devices with standard TTL or DTL may require the use of appropriate pull-up resistors to insure a minimum logic "1".
NOTE 2: Under-Voltage Lockout is guaranteed to release device at no more than 4.5 V , and disable the device at no less than 3.0 V .

\section*{Truth Table}
\begin{tabular}{|c|c|c|c|c|c|}
\hline & & & \(\overline{\text { Output }}\) & \multicolumn{2}{|c|}{ OUT \(_{N}\)} \\
\cline { 5 - 6 } \(\mathrm{IN}_{\mathrm{N}}\) & Strobe & Clear & \(\overline{\text { Enable }}\) & \(\mathrm{t}-1\) & t \\
\hline 0 & 1 & 0 & 0 & X & OFF \\
\hline 1 & 1 & 0 & 0 & X & ON \\
\hline X & X & 1 & X & X & OFF \\
\hline X & X & X & 1 & X & OFF \\
\hline X & 0 & 0 & 0 & ON & ON \\
\hline X & 0 & 0 & 0 & OFF & OFF \\
\hline
\end{tabular}

Information present at an input is transferred to its latch when the STROBE is high. A high CLEAR input will set all latches to the output OFF condition regardless of the Data or STROBE input levels. A high OUTPUT ENABLE will set all outputs to the OFF condition, regardless of any other input conditions. When the OUTPUT ENABLE is low, the outputs depend on the state of their respective latches. If current shutdown is activated, the OUTPUT ENABLE must be pulsed high to restore operation. Over temperature faults are not latched and require no reset pulse.
\(X=\) Irrelevant
\(t-1=\) previous output state
\(t=\) present output state


\section*{Timing Conditions}
( \(T_{A}=+25^{\circ} \mathrm{C}\), Logic Levels are \(\mathrm{V}_{\mathrm{DD}}\) and Ground, \(\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}\) )
A. Minimum data active time before strobe enabled (data set-up time) .................................................................... 50ns
B. Minimum data active time after strobe disabled (data hold time) .......................................................................... 50ns
C. Minimum strobe pulse width ............................................................................................................................. 125 ns
D. Typical time between strobe activation and output on to off transition ................................................................ 500 ns
E. Typical time between strobe activation and output off to on transition................................................................ 500ns
F. Minimum clear pulse width ...............................................................................................................................300ns
G. Minimum data pulse width ............................................................................................................................... 225 ns

\section*{Typical Characteristic Curves}


Current Shutdown Threshold vs. Temperature


Supply Current vs. Temperature


Supply Current
vs. Temperature


Current Shutdown


Output Delay
vs. Supply Voltage


\section*{Typical Application}


MIC58P01 Protected Relay Driver

MIC5810

\section*{10-Bit Serial-Input Latched Driver}

Preliminary Information

\section*{General Description}

The MIC5810 is a 10-bit, serial-input, latched driver. Each high-voltage driver output features bipolar sourcing and DMOS sinking circuitry.
The MIC5810 logic operates from a 12V maximum supply voltage with driver outputs rated up to 60V. Each output can source up to 40 mA and sink up to 15 mA .
The MIC5810's CMOS logic inputs are compatible with TTL logic when the driver's logic supply is 5 V . Pull-up resistors may be required when using higher logic supply voltages. A CMOS serial data output allows several latched drivers to be connected in series.
The MIC5810 can typically receive serial data at 5 MHz with a 5 V supply and 7.5 MHz with a 12 V supply.
The MIC5810 is available in the 18-pin plastic DIP and Wide SOIC in the \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) temperature range.

\section*{Features}
- 3.3 MHz guaranteed data input (at \(\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}\) )
- Up to 12 V logic supply
- Up to 60V load supply

40mA Darlington source
15 mA active DMOS sink
- Low power dissipation

\section*{Applications}
- Vacuum fluorescent display
- Peripheral power driver

\section*{Ordering Information}
\begin{tabular}{|l|c|c|}
\hline Part Number & Temperature Range & Package \\
\hline MIC5810BN & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & 18 -pin DIP \\
\hline MIC5810BWM & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & 18 -pin Wide SOIC \\
\hline
\end{tabular}

\section*{Functional Diagrams}


MIC5810 Block Diagram


Typical MIC5810 Logic Input


Typical MIC5810 Driver Output

\section*{Pin Configuration}


\section*{18-Pin DIP (N) 18-Pin Wide SOIC (WM)}

\section*{Pin Description}
\begin{tabular}{|c|c|l|}
\hline Pin Number & \multicolumn{1}{|c|}{ Pin Name } & Pin Function \\
\hline \(1-3\) & OUT8-OUT6 & \begin{tabular}{l} 
Source/Sink Driver Output 8 through 6: See "Functional Diagrams: Typical \\
MIC5810 Driver Output."
\end{tabular} \\
\hline 4 & CLK & \begin{tabular}{l} 
Clock (Input): CMOS input. Rising edge of clock pulse transfers DIN state \\
into shift register. Existing shift register contents are moved toward DOUT \\
pin.
\end{tabular} \\
\hline 5 & GND & Ground: Logic and load return. \\
\hline 6 & VDD & Logic Supply (input): +12V maximum. \\
\hline 7 & STRB & \begin{tabular}{l} 
Strobe (Input): Transfers register state to latch when high. STR may be \\
continuously high to bypass latches. (Also see BLNK.)
\end{tabular} \\
\hline \(8-12\) & OUT5-OUT1 & \begin{tabular}{l} 
Source/Sink Driver Output 5 through 1: See "Functional Diagrams: Typical \\
MIC5810 Driver Output."
\end{tabular} \\
\hline 13 & SDI & \begin{tabular}{l} 
Blanking (Input): BLNK high disables all output source transistors and \\
enables all output sink MOSFETs. If latch (STRB) is not used, blanking can \\
be held high during serial data entry.
\end{tabular} \\
\hline 14 & NC & Serial Data Input: CMOS input to shift register. (Also see CLK.) \\
\hline 15 & VBB & Not connected. \\
\hline 16 & SDO & Load Supply (Input): +60V maximum. \\
\hline 17,18 & OUT10, OUT9 & \begin{tabular}{l} 
Serial Data Output: CMOS Output. Provides output state of last bit in shift \\
register.
\end{tabular} \\
\hline \begin{tabular}{lll|}
\hline Source/Sink Driver Output 10 and 9: See "Functional Diagrams: Typical \\
MIC5810 Driver Output."
\end{tabular} \\
\hline
\end{tabular}

\section*{Absolute Maximum Ratings}

Logic Supply Voltage ( \(\mathrm{V}_{\mathrm{DD}}\) ) ......................................... 15 V
Driver Supply Voltage ( \(\mathrm{V}_{\mathrm{BB}}\) ) ......................................... 60 V
Driver Output Current
Source (lout) .40 mA
Sink ( \(\mathrm{I}_{\text {OUT }}\) ) .............................................................. 15 mA
Serial Input Voltage \(\left(\mathrm{V}_{\mathrm{DIN}}\right)\)................. -0.3 V to \(\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}\)
Junction Temperature \(\left(\mathrm{T}_{\mathrm{J}}\right)\) \(\qquad\)

\section*{Operating Ratings}

Logic Supply Voltage ( \(\mathrm{V}_{\mathrm{DD}}\) ) ............................. 4.5 V to 12 V
Driver Supply Voltage ( \(\mathrm{V}_{\mathrm{BB}}\) ) ......................................... 60 V
Ambient Temperature \(\left(\mathrm{T}_{\mathrm{A}}\right)\)........................ \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)
Package Thermal Resistance
PDIP \(\theta_{\mathrm{JA}}\)
\(56^{\circ} \mathrm{C} / \mathrm{W}\)
SOIC \(\theta_{\mathrm{JA}}\)
\(84^{\circ} \mathrm{C} / \mathrm{W}\)

\section*{Electrical Characteristics (5V)}
\(V_{D D}=5 \mathrm{~V}, \mathrm{~V}_{B B}=60 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\), unless noted.
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Symbol & Parameter & Condition & Min & Typ & Max & Units \\
\hline \(\mathrm{I}_{\text {CEX }}\) & Output Leakage Current & \(\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+85^{\circ} \mathrm{C}\) & & -5.0 & -15 & \(\mu \mathrm{A}\) \\
\hline \(\mathrm{V}_{\text {OUT(1) }}\) & Output Voltage & \(\mathrm{I}_{\text {OUT }}=-25 \mathrm{~mA}, \mathrm{~V}_{\mathrm{BB}}=60 \mathrm{~V}\) & 58 & 58.5 & & V \\
\hline \(\mathrm{V}_{\text {OUT(0) }}\) & Output Voltage & \(\mathrm{I}_{\text {OUT }}=1 \mathrm{~mA}\) & & 1.0 & 1.5 & V \\
\hline OUT(0) & Output Pull-Down Current & \(\mathrm{V}_{\text {OUT }}=5 \mathrm{~V}\) to \(\mathrm{V}_{\mathrm{BB}}\) & 2.0 & 3.5 & & mA \\
\hline \(\mathrm{V}_{\text {IN(1) }}\) & Input Voltage & & 3.5 & & 5.3 & V \\
\hline \(\mathrm{V}_{\text {IN }(0)}\) & Input Voltage & & -0.3 & & 0.8 & V \\
\hline \(\mathrm{I}_{\mathrm{IN}(1)}\) & Input Current & \(\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{DD}}\) & & 7 & 100 & \(\mu \mathrm{A}\) \\
\hline \(\mathrm{I}_{\operatorname{IN}(0)}\) & Input Current & \(\mathrm{V}_{\text {IN }}=0.8 \mathrm{~V}\) & & 5 & 100 & \(\mu \mathrm{A}\) \\
\hline \(\mathrm{V}_{\text {OUT(1) }}\) & Serial Data & \(\mathrm{I}_{\text {OUT }}=-200 \mu \mathrm{~A}\) & 4.5 & 4.7 & & V \\
\hline \(\mathrm{V}_{\text {OUT(0) }}\) & Serial Data & \(\mathrm{I}_{\text {OUT }}=200 \mu \mathrm{~A}\) & & 200 & 250 & mV \\
\hline \(\mathrm{f}_{\text {CLK }}\) & Maximum Clock Frequency & & 3.3 & 5.0 & & MHz \\
\hline \(\underline{\mathrm{ID}(1)}\) & Supply Current & all outputs high & & 100 & 300 & \(\mu \mathrm{A}\) \\
\hline \(\mathrm{I}_{\mathrm{DD}(0)}\) & Supply Current & all outputs low & & 100 & 300 & \(\mu \mathrm{A}\) \\
\hline \(\underline{\mathrm{I}_{\mathrm{BB}(1)}}\) & Supply Current & outputs high, no load & & 0.7 & 2.0 & mA \\
\hline \(\mathrm{I}_{\mathrm{BB}(0)}\) & Supply Current & outputs low & & 10 & 100 & \(\mu \mathrm{A}\) \\
\hline \({ }^{\text {PHL }}\) & Blanking to Output Delay & \(\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}, 50 \%\) to \(50 \%\) & & 300 & & ns \\
\hline \(\mathrm{t}_{\text {PLH }}\) & Blanking to Output Delay & \(\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}, 50 \%\) to \(50 \%\) & & 400 & & ns \\
\hline \(\mathrm{t}_{\mathrm{F}}\) & Output Fall Time & \(\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}, 90 \%\) to \(10 \%\) & & 500 & & ns \\
\hline \(\mathrm{t}_{\mathrm{R}}\) & Output Rise Time & \(C_{L}=30 \mathrm{pF}, 10 \%\) to \(90 \%\) & & 300 & & ns \\
\hline \(\mathrm{t}_{\text {DST }}\) & Data Setup Time & see timing diagram & 75 & & & ns \\
\hline \(\mathrm{t}_{\text {DPW }}\) & Data Pulse Width & see timing diagram & 150 & & & ns \\
\hline \(\mathrm{t}_{\text {DHT }}\) & Data Hold Time & see timing diagram & 75 & & & ns \\
\hline \({ }^{\text {t }}\) CPW & Clock Pulse Width & see timing diagram & 150 & & & ns \\
\hline \({ }_{\text {tSTT }}\) & Strobe Setup Time & see timing diagram & 300 & & & ns \\
\hline \(\mathrm{t}_{\text {SPW }}\) & Strobe Pulse Width & see timing diagram & 100 & & & ns \\
\hline \(\mathrm{t}_{\text {OST }}\) & Output Setup Time & see timing diagram & & 500 & & ns \\
\hline
\end{tabular}

General Note: Devices are ESD protected; however, handling precautions are recommended.

\section*{Electrical Characteristics (12V)}
\(V_{D D}=12 \mathrm{~V}, \mathrm{~V}_{B B}=60 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\), unless noted.
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Symbol & Parameter & Condition & Min & Typ & Max & Units \\
\hline \(\mathrm{I}_{\text {CEX }}\) & Output Leakage Current & \(\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+85^{\circ} \mathrm{C}\) & & -5.0 & -15 & \(\mu \mathrm{A}\) \\
\hline \(\mathrm{V}_{\text {OUT(1) }}\) & Output Voltage & \(\mathrm{I}_{\text {OUT }}=-25 \mathrm{~mA}, \mathrm{~V}_{\mathrm{BB}}=60 \mathrm{~V}\) & 58 & 58.5 & & V \\
\hline \(\mathrm{V}_{\text {OUT(0) }}\) & Output Voltage & \(\mathrm{I}_{\text {OUT }}=2 \mathrm{~mA}\) & & 1.0 & 1.5 & V \\
\hline IOUT(0) & Output Pull-Down Current & \(\mathrm{V}_{\text {OUT }}=20 \mathrm{~V}\) to \(\mathrm{V}_{\mathrm{BB}}\) & 8.0 & 13 & & mA \\
\hline \(\mathrm{V}_{\mathrm{IN}(1)}\) & Input Voltage & & 10.5 & & 12.3 & V \\
\hline \(\mathrm{V}_{\mathrm{IN}(0)}\) & Input Voltage & & -0.3 & & 0.8 & V \\
\hline \(\mathrm{I}_{\mathrm{IN}(1)}\) & Input Current & \(\mathrm{V}_{\text {IN }}=\mathrm{V}_{\mathrm{DD}}\) & & 50 & 240 & \(\mu \mathrm{A}\) \\
\hline \(\mathrm{I}_{\mathrm{IN}(0)}\) & Input Current & \(\mathrm{V}_{\text {IN }}=0.8 \mathrm{~V}\) & & 15 & 240 & \(\mu \mathrm{A}\) \\
\hline \(\mathrm{V}_{\text {OUT(1) }}\) & Serial Data & \(\mathrm{I}_{\text {OUT }}=-200 \mu \mathrm{~A}\) & 11.7 & 11.8 & & V \\
\hline \(\mathrm{V}_{\text {OUT(0) }}\) & Serial Data & \(\mathrm{I}_{\text {OUT }}=200 \mu \mathrm{~A}\) & & 100 & 200 & mV \\
\hline \({ }^{\text {f CLK }}\) & Maximum Clock Frequency & & & 7.5 & & MHz \\
\hline \(\mathrm{I}_{\mathrm{DD}(1)}\) & Supply Current & all outputs high & & 200 & 500 & \(\mu \mathrm{A}\) \\
\hline \(\mathrm{I}_{\mathrm{DD}(0)}\) & Supply Current & all outputs low & & 200 & 500 & \(\mu \mathrm{A}\) \\
\hline \(\mathrm{I}_{\mathrm{BB}(1)}\) & Supply Current & outputs high, no load & & 0.7 & 2.0 & mA \\
\hline \(\mathrm{I}_{\mathrm{BB}(0)}\) & Supply Current & outputs low & & 10 & 100 & \(\mu \mathrm{A}\) \\
\hline \(\mathrm{t}_{\text {PHL }}\) & Blanking to Output Delay & \(\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}, 50 \%\) to \(50 \%\) & & 200 & & ns \\
\hline \(\mathrm{t}_{\text {PLH }}\) & Blanking to Output Delay & \(\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}, 50 \%\) to \(50 \%\) & & 300 & & ns \\
\hline \(\mathrm{t}_{\mathrm{F}}\) & Output Fall Time & \(\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}, 90 \%\) to \(10 \%\) & & 200 & & ns \\
\hline \(\mathrm{t}_{\mathrm{R}}\) & Output Rise Time & \(\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}, 10 \%\) to \(90 \%\) & & 400 & & ns \\
\hline
\end{tabular}

General Note: Devices are ESD protected; however, handling precautions are recommended.

\section*{Timing Diagram}


\section*{Functional Description}

Refer to the Block Diagram and Timing Diagram.

\section*{Data Input}

Data is transferred to the shift register on the rising edge of the clock pulse. Data must be present at SDI (serial data input) prior to the rising edge of the clock pulse (data setup time), and must remain for a time (data hold time) following the rising edge of the clock pulse.

\section*{Shift Register}

Data is shifted one bit at a time toward the SDO (serial data output) end of the shift register at each rising edge of the clock pulse.

\section*{Latch}

All shift register data bits are transferred to the latch when STRB (strobe) is high. STRB may be continuously held high for transparent operation. Data is valid for strobing to the latches after the strobe setup time. Data will appear at the outputs, if BLNK is low, after the output setup time.

\section*{Blanking}

When BLNK (blanking) is high, all outputs are forced low. Blanking can be used during data entry.

\section*{Truth Table}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline SDI & CLK & \multicolumn{4}{|c|}{Shift Register} & SDO & STRB & \multicolumn{5}{|c|}{Latch} & BLNK & \multicolumn{5}{|c|}{OUTn} \\
\hline & & \(\mathrm{I}_{1}\) & \(\mathrm{I}_{2}\) & \(\mathrm{I}_{3}\) & \(\ldots{ }^{\ldots}\) & & & \(\mathrm{I}_{1}\) & \(\mathrm{I}_{2}\) & \(\mathrm{I}_{3}\) & ... & \({ }^{\text {I }}\) & & \(\mathrm{I}_{1}\) & \(\mathrm{I}_{2}\) & \(\mathrm{I}_{3}\) & & \({ }^{1}\) \\
\hline H & \(\uparrow\) & H & \(\mathrm{R}_{1}\) & \(\mathrm{R}_{2}\) & \(\ldots \mathrm{R}_{\mathrm{N}-1}\) & \(\mathrm{R}_{\mathrm{N}-1}\) & & & & & & & & & & & & \\
\hline L & \(\uparrow\) & L & \(\mathrm{R}_{1}\) & \(\mathrm{R}_{2}\) & \(\ldots \mathrm{R}_{\mathrm{N}-1}\) & \(\mathrm{R}_{\mathrm{N}-1}\) & & & & & & & & & & & & \\
\hline X & \(\downarrow\) & \(\mathrm{R}_{1}\) & \(\mathrm{R}_{2}\) & \(\mathrm{R}_{3}\) & \(\ldots \mathrm{R}_{\mathrm{N}}\) & \(\mathrm{R}_{\mathrm{N}}\) & & & & & & & & & & & & \\
\hline & & X & X & X & ... X & X & L & \(\mathrm{R}_{1}\) & \(\mathrm{R}_{2}\) & \(\mathrm{R}_{3}\) & ... & \(\mathrm{R}_{\mathrm{N}}\) & & & & & & \\
\hline & & \(\mathrm{P}_{1}\) & \(\mathrm{P}_{2}\) & \(\mathrm{P}_{3}\) & \(\ldots \mathrm{P}_{\mathrm{N}}\) & \(\mathrm{P}_{\mathrm{N}}\) & H & \(\mathrm{P}_{1}\) & \(\mathrm{P}_{2}\) & \(\mathrm{P}_{3}\) & .. & \(\mathrm{P}_{\mathrm{N}}\) & L & 1 & \(\mathrm{P}_{2}\) & \(\mathrm{P}_{3}\) & .. & \(\mathrm{P}_{\mathrm{N}}\) \\
\hline & & & & & & & & X & X & X & ... & X & H & L & L & L & ... & L \\
\hline
\end{tabular}

\section*{General Description}

The MIC5812 is a 20-bit, serial-input, latched driver. Each high-voltage driver output features bipolar sourcing and DMOS sinking circuitry.
The MIC5812 logic operates from a 12 V maximum supply voltage with driver outputs rated up to 60V. Each output can source up to 40 mA and sink up to 15 mA .
The MIC5812's CMOS logic inputs are compatible with TTL logic when the driver's logic supply is 5 V . Pull-up resistors may be required when using higher logic supply voltages. A CMOS serial data output allows several latched drivers to be connected in series.
The MIC5812 can typically receive serial data at 5 MHz with a 5 V supply and 7.5 MHz with a 12 V supply.
The MIC5812 is available in the 28-lead plastic DIP and the 28 -lead PLCC in the \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) temperature range.

\section*{Features}
- 3.3 MHz guaranteed data input (at \(\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}\) )
- Up to 12 V logic supply
- Up to 60V load supply

40mA Darlington source
15 mA active DMOS sink
- Low power dissipation

\section*{Applications}
- Vacuum fluorescent display
- Peripheral power driver

\section*{Ordering Information}
\begin{tabular}{|l|c|c|}
\hline Part Number & Temperature Range & Package \\
\hline MIC5812BN & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & 28-lead DIP \\
\hline MIC5812BV & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & 28-lead PLCC \\
\hline
\end{tabular}

Functional Diagrams


MIC5812 Block Diagram


\section*{Typical MIC5812 Logic Input}


Typical MIC5812 Driver Output

\section*{Pin Configuration}


28-Pin DIP (N)


28-Pin PLCC (V)

\section*{Pin Description}
\begin{tabular}{|c|c|l|}
\hline Pin Number & Pin Name & Pin Function \\
\hline 1 & VBB & Load Supply (Input): +60V maximum. \\
\hline 2 & SDO & \begin{tabular}{l} 
Serial Data Output: CMOS Output. Provides output state of last bit in shift \\
register.
\end{tabular} \\
\hline \(3-12\) & OUT20-OUT11 & \begin{tabular}{l} 
Source/Sink Driver Output 20 through 11: See "Functional Diagrams: \\
Typical MIC5812 Driver Output."
\end{tabular} \\
\hline 13 & BLNK & \begin{tabular}{l} 
Blanking (Input): BLNK high disables all output source transistors and \\
enables all output sink MOSFETs. If latch (STRB) is not used, blanking can \\
be held high during serial data entry.
\end{tabular} \\
\hline 14 & GND & \begin{tabular}{l} 
Ground: Logic and load return. \\
\hline 15
\end{tabular}\(\quad\) CLK \\
\hline 16 & STRB & \begin{tabular}{l} 
Clock (Input): CMOS input. Rising edge of clock pulse transfers DIN state \\
into shift register. Existing shift register contents are moved toward DOUT \\
pin.
\end{tabular} \\
\hline \(17-26\) & OUT10-OUT1 & \begin{tabular}{l} 
Strobe (Input): Transfers register state to latch when high. STR may be \\
continuously high to bypass latches. (Also see BLK.)
\end{tabular} \\
\hline 27 & \begin{tabular}{l} 
Source/Sink Driver Output 10 through 1: See "Functional Diagrams: Typical \\
MIC5812 Driver Output."
\end{tabular} \\
\hline 28 & SDI & Serial Data Input: CMOS input to shift register. (Also see CLK.) \\
\hline
\end{tabular}

\section*{Absolute Maximum Ratings}


\section*{Operating Ratings}

Logic Supply Voltage ( \(\mathrm{V}_{\mathrm{DD}}\) ) ............................ 4.5 V to 12 V
Driver Supply Voltage ( \(\mathrm{V}_{\mathrm{BB}}\) ) ......................................... 60 V
Ambient Temperature \(\left(\mathrm{T}_{\mathrm{A}}\right)\)........................ \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)
Package Thermal Resistance
PDIP \(\theta_{J A}\)
\(100^{\circ} \mathrm{C} / \mathrm{W}\)

\section*{Electrical Characteristics (5V)}
\(V_{D D}=5 \mathrm{~V}, \mathrm{~V}_{B B}=60 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\), unless noted.
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Symbol & Parameter & Condition & Min & Typ & Max & Units \\
\hline \(\mathrm{I}_{\text {CEX }}\) & Output Leakage Current & \(\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+85^{\circ} \mathrm{C}\) & & -5.0 & -15 & \(\mu \mathrm{A}\) \\
\hline \(\mathrm{V}_{\text {OUT(1) }}\) & Output Voltage & \(\mathrm{I}_{\text {OUT }}=-25 \mathrm{~mA}, \mathrm{~V}_{\mathrm{BB}}=60 \mathrm{~V}\) & 58 & 58.5 & & V \\
\hline \(\mathrm{V}_{\text {OUT(0) }}\) & Output Voltage & \(\mathrm{I}_{\text {OUT }}=1 \mathrm{~mA}\) & & 2.0 & 3.0 & V \\
\hline IOUT(0) & Output Pull-Down Current & \(\mathrm{V}_{\text {OUT }}=5 \mathrm{~V}\) to \(\mathrm{V}_{\mathrm{BB}}\) & 2.0 & 3.5 & & mA \\
\hline \(\mathrm{V}_{\mathrm{IN}(1)}\) & Input Voltage & & 3.5 & & 5.3 & V \\
\hline \(\mathrm{V}_{\mathrm{IN}(0)}\) & Input Voltage & & -0.3 & & 0.8 & V \\
\hline \(\mathrm{I}_{\underline{\mathrm{IN}(1)}}\) & Input Current & \(\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{DD}}\) & & 0.05 & 0.5 & \(\mu \mathrm{A}\) \\
\hline \(\mathrm{I}_{\mathrm{IN}(0)}\) & Input Current & \(\mathrm{V}_{\mathrm{IN}}=0.8 \mathrm{~V}\) & & -0.05 & -0.5 & \(\mu \mathrm{A}\) \\
\hline \(\mathrm{V}_{\text {OUT(1) }}\) & Serial Data & \(\mathrm{l}_{\text {OUT }}=-200 \mu \mathrm{~A}\) & 4.5 & 4.7 & & V \\
\hline \(\mathrm{V}_{\text {OUT(0) }}\) & Serial Data & \(\mathrm{I}_{\text {OUT }}=200 \mu \mathrm{~A}\) & & 200 & 250 & mV \\
\hline \({ }^{\mathrm{f} \text { CLK }}\) & Maximum Clock Frequency & & 3.3 & 5.0 & & MHz \\
\hline \(\mathrm{I}_{\mathrm{DD}(1)}\) & Supply Current & all outputs high & & 100 & 300 & \(\mu \mathrm{A}\) \\
\hline \(\mathrm{I}_{\mathrm{DD}(0)}\) & Supply Current & all outputs low & & 100 & 300 & \(\mu \mathrm{A}\) \\
\hline \(\mathrm{I}_{\mathrm{BB}(1)}\) & Supply Current & outputs high, no load & & 1.5 & 4.0 & mA \\
\hline \(\mathrm{I}_{\mathrm{BB}(0)}\) & Supply Current & outputs low & & 10 & 100 & \(\mu \mathrm{A}\) \\
\hline \(\mathrm{t}_{\text {PHL }}\) & Blanking to Output Delay & \(\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}, 50 \%\) to 50\% & & 1000 & & ns \\
\hline \(\mathrm{t}_{\text {PLH }}\) & Blanking to Output Delay & \(\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}, 50 \%\) to \(50 \%\) & & 400 & & ns \\
\hline \(\mathrm{t}_{\text {F }}\) & Output Fall Time & \(C_{L}=30 \mathrm{pF}, 90 \%\) to \(10 \%\) & & 1000 & & ns \\
\hline \(\mathrm{t}_{\mathrm{R}}\) & Output Rise Time & \(\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}, 10 \%\) to \(90 \%\) & & 400 & & ns \\
\hline \(\mathrm{t}_{\text {DST }}\) & Data Setup Time & see timing diagram & 75 & & & ns \\
\hline t DPW & Data Pulse Width & see timing diagram & 150 & & & ns \\
\hline \(\mathrm{t}_{\text {DHT }}\) & Data Hold Time & see timing diagram & 75 & & & ns \\
\hline \({ }^{\text {crew }}\) & Clock Pulse Width & see timing diagram & 150 & & & ns \\
\hline \(\mathrm{t}_{\text {SST }}\) & Strobe Setup Time & see timing diagram & 300 & & & ns \\
\hline \(t_{\text {SPW }}\) & Strobe Pulse Width & see timing diagram & 100 & & & ns \\
\hline \(\mathrm{t}_{\text {OST }}\) & Output Setup Time & see timing diagram & & 500 & & ns \\
\hline
\end{tabular}

General Note: Devices are ESD protected; however, handling precautions are recommended.

\section*{Electrical Characteristics (12V)}
\(V_{D D}=12 \mathrm{~V}, \mathrm{~V}_{\mathrm{BB}}=60 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\), unless noted.
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Symbol & Parameter & Condition & Min & Typ & Max & Units \\
\hline CEX & Output Leakage Current & \(\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+85^{\circ} \mathrm{C}\) & & -5.0 & -15 & \(\mu \mathrm{A}\) \\
\hline \(\mathrm{V}_{\text {OUT(1) }}\) & Output Voltage & \(\mathrm{I}_{\text {OUT }}=-25 \mathrm{~mA}, \mathrm{~V}_{\mathrm{BB}}=60 \mathrm{~V}\) & 58 & 58.5 & & V \\
\hline \(\mathrm{V}_{\text {OUT(0) }}\) & Output Voltage & \(\mathrm{I}_{\text {OUT }}=2 \mathrm{~mA}\) & & 2.0 & 3.5 & V \\
\hline IOUT(0) & Output Pull-Down Current & \(\mathrm{V}_{\text {OUT }}=20 \mathrm{~V}\) to \(\mathrm{V}_{\mathrm{BB}}\) & 8.0 & 13 & & mA \\
\hline \(\mathrm{V}_{\text {IN(1) }}\) & Input Voltage & & 10.5 & & 12.3 & V \\
\hline \(\mathrm{V}_{\text {IN }(0)}\) & Input Voltage & & -0.3 & & 0.8 & V \\
\hline \(\underline{I}_{\underline{\operatorname{Na}(1)}}\) & Input Current & \(\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{DD}}\) & & 0.1 & 1.0 & \(\mu \mathrm{A}\) \\
\hline \(\mathrm{I}_{\mathrm{IN}(0)}\) & Input Current & \(\mathrm{V}_{\text {IN }}=0.8 \mathrm{~V}\) & & -0.1 & -1.0 & \(\mu \mathrm{A}\) \\
\hline \(\mathrm{V}_{\text {OUT(1) }}\) & Serial Data & \(\mathrm{I}_{\text {OUT }}=-200 \mu \mathrm{~A}\) & 11.7 & 11.8 & & V \\
\hline \(\mathrm{V}_{\text {OUT(0) }}\) & Serial Data & \(\mathrm{I}_{\text {OUT }}=200 \mu \mathrm{~A}\) & & 100 & 200 & mV \\
\hline \({ }_{\text {f CLK }}\) & Maximum Clock Frequency & & & 7.5 & & MHz \\
\hline \(\underline{\mathrm{Im}(1)}\) & Supply Current & all outputs high & & 200 & 500 & \(\mu \mathrm{A}\) \\
\hline \(\mathrm{I}_{\mathrm{DD}(0)}\) & Supply Current & all outputs low & & 200 & 500 & \(\mu \mathrm{A}\) \\
\hline \(\mathrm{I}_{\mathrm{BB}(1)}\) & Supply Current & outputs high, no load & & 1.5 & 4.0 & mA \\
\hline \(\mathrm{I}_{\mathrm{BB}(0)}\) & Supply Current & outputs low & & 10 & 100 & \(\mu \mathrm{A}\) \\
\hline \({ }^{\text {tPHL }}\) & Blanking to Output Delay & \(\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}, 50 \%\) to \(50 \%\) & & 400 & & ns \\
\hline \(\mathrm{t}_{\text {PLH }}\) & Blanking to Output Delay & \(\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}, 50 \%\) to \(50 \%\) & & 200 & & ns \\
\hline \(\mathrm{t}_{\mathrm{F}}\) & Output Fall Time & \(C_{L}=30 \mathrm{pF}, 90 \%\) to \(10 \%\) & & 400 & & ns \\
\hline \(\mathrm{t}_{\mathrm{R}}\) & Output Rise Time & \(\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}, 10 \%\) to \(90 \%\) & & 200 & & ns \\
\hline
\end{tabular}

General Note: Devices are ESD protected; however, handling precautions are recommended.

\section*{Timing Diagram}


5V Timing Characteristics

\section*{Functional Description}

Refer to the Block Diagram and Timing Diagram.

\section*{Data Input}

Data is transferred to the shift register on the rising edge of the clock pulse. Data must be present at SDI (serial data input) prior to the rising edge of the clock pulse (data setup time), and must remain for a time (data hold time) following the rising edge of the clock pulse.
Shift Register
Data is shifted one bit at a time toward the SDO (serial data output) end of the shift register at each rising edge of the clock pulse.

\section*{Latch}

All shift register data bits are transferred to the latch when STRB (strobe) is high. STRB may be continuously held high for transparent operation. Data is valid for strobing to the latches after the strobe setup time. Data will appear at the outputs, if BLNK is low, after the output setup time.

\section*{Blanking}

When BLNK (blanking) is high, all outputs are forced low. Blanking can be used during data entry.

\section*{Truth Table}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline SDI & CLK & \multicolumn{5}{|c|}{Shift Register} & SDO & STRB & \multicolumn{5}{|c|}{Latch} & BLNK & \multicolumn{5}{|c|}{OUTn} \\
\hline & & \(\mathrm{I}_{1}\) & \(\mathrm{I}_{2}\) & \(\mathrm{I}_{3}\) & \(\ldots\) & & & & & \(\mathrm{I}_{2}\) & \(\mathrm{I}_{3}\) & \(\ldots\) & & & \(\mathrm{I}_{1}\) & \(\mathrm{I}_{2}\) & \(\mathrm{I}_{3}\) & \(\ldots\) & \(\mathrm{I}_{\mathrm{N}}\) \\
\hline H & \(\uparrow\) & H & \(\mathrm{R}_{1}\) & \(\mathrm{R}_{2}\) & \(\ldots\) & \(\mathrm{R}_{\mathrm{N}-1}\) & \(\mathrm{R}_{\mathrm{N}-1}\) & & & & & & & & & & & & \\
\hline L & \(\uparrow\) & L & \(\mathrm{R}_{1}\) & \(\mathrm{R}_{2}\) & ... & \(\mathrm{R}_{\mathrm{N}-1}\) & \(\mathrm{R}_{\mathrm{N}-1}\) & & & & & & & & & & & & \\
\hline X & \(\downarrow\) & R & \(\mathrm{R}_{2}\) & \(\mathrm{R}_{3}\) & \(\ldots\) & \(\mathrm{R}_{\mathrm{N}}\) & \(\mathrm{R}_{\mathrm{N}}\) & & & & & & & & & & & & \\
\hline & & X & X & X & ... & X & X & L & \(\mathrm{R}_{1}\) & \(\mathrm{R}_{2}\) & \(\mathrm{R}_{3}\) & \(\ldots\) & \(\mathrm{R}_{\mathrm{N}}\) & & & & & & \\
\hline & & \(\mathrm{P}_{1}\) & \(\mathrm{P}_{2}\) & \(\mathrm{P}_{3}\) & \(\ldots\) & \(\mathrm{P}_{\mathrm{N}}\) & \(\mathrm{P}_{\mathrm{N}}\) & H & \(\mathrm{P}_{1}\) & \(\mathrm{P}_{2}\) & \(\mathrm{P}_{3}\) & \(\ldots\) & \(\mathrm{P}_{\mathrm{N}}\) & L & \(\mathrm{P}_{1}\) & \(\mathrm{P}_{2}\) & \(\mathrm{P}_{3}\) & \(\ldots\) & \(\mathrm{P}_{\mathrm{N}}\) \\
\hline & & & & & & & & & X & X & X & ... & X & H & L & L & L & \(\ldots\) & L \\
\hline
\end{tabular}

\footnotetext{
L = Low Logic Level
}

\section*{32-Bit Serial-Input Latched Driver}

Preliminary Information

\section*{General Description}

The MIC5818 is a 32-bit, serial-input, latched driver. Each high-voltage driver output features bipolar sourcing and DMOS sinking circuitry.
The MIC5818 logic operates from a 12 V maximum supply voltage with driver outputs rated up to 60 V . Each output can source up to 40 mA and sink up to 15 mA .
The MIC5818's CMOS logic inputs are compatible with TTL logic when the driver's logic supply is 5 V . Pull-up resistors may be required when using higher logic supply voltages. A CMOS serial data output allows several latched drivers to be connected in series.
The MIC5818 can typically receive serial data at 5 MHz with a 5 V supply and 7.5 MHz with a 12 V supply.
The MIC5818 is available in the 40-lead plastic DIP and the 44 -lead PLCC in the \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) temperature range.

\section*{Features}
- 3.3 MHz guaranteed data input (at \(\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}\) )
- Up to 12 V logic supply
- Up to 60V load supply

40mA Darlington source
15 mA active DMOS sink
- Low power dissipation

\section*{Applications}
- Vacuum fluorescent display
- Peripheral power driver

\section*{Ordering Information}
\begin{tabular}{|l|c|c|}
\hline Part Number & Temperature Range & Package \\
\hline MIC5818BN & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & 40 -pin DIP \\
\hline MIC5818BV & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & 44 -lead PLCC \\
\hline
\end{tabular}

\section*{Functional Diagrams}


MIC5818 Block Diagram


Typical MIC5818 Logic Input


Typical MIC5818 Driver Output

\section*{Pin Configuration}
\begin{tabular}{lll} 
VBB \\
\hline
\end{tabular}

40-Pin DIP (N)


44-Pin PLCC (V)

\section*{Pin Description}
\begin{tabular}{|c|c|c|c|}
\hline Pin Number N Package & Pin Number V Package & Pin Name & Pin Function \\
\hline 1 & 1 & VBB & Load Supply (Input): +60V maximum. \\
\hline 2 & 2 & SDO & Serial Data Output: CMOS Output. Provides output state of last bit in shift register. \\
\hline 3-18 & 3-5,7-17,19-20 & OUT32-OUT17 & Source/Sink Driver Output 32 through 17: See "Functional Diagrams: Typical MIC5818 Driver Output." \\
\hline & 6, 18 & NC & Not connected. \\
\hline 19 & 21 & BLNK & Blanking (Input): BLNK high disables all output source transistors and enables all output sink MOSFETs. If latch (STRB) is not used, blanking can be held high during serial data entry. \\
\hline 20 & 22 & GND & Ground: Logic and load return. \\
\hline 21 & 23 & CLK & Clock (Input): CMOS input. Rising edge of clock pulse transfers DIN state into shift register. Existing shift register contents are moved toward DOUT pin. \\
\hline 22 & 24 & STRB & Strobe (Input): Transfers register state to latch when high. STR may be continuously high to bypass latches. (Also see BLNK.) \\
\hline 23-38 & 25-27, 30-42 & OUT16-OUT1 & Source/Sink Driver Output 16 through 1: See "Functional Diagrams: Typical MIC5818 Driver Output." \\
\hline & 28, 29 & NC & Not connected. \\
\hline 39 & 43 & SDI & Serial Data Input: CMOS input to shift register. (Also see CLK.) \\
\hline 40 & 44 & VDD & Logic Supply (input): +12 V maximum. \\
\hline
\end{tabular}

\section*{Absolute Maximum Ratings}

Logic Supply Voltage (VD) ........................................ 15 V
Driver Supply Voltage ( \(\mathrm{V}_{\mathrm{BB}}\) ) ......................................... 60 V
Driver Output Current
Source (lout) .40 mA
Sink (lout) 15 mA
Serial Input Voltage \(\left(\mathrm{V}_{\text {DIN }}\right)\)................ -0.3 V to \(\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}\)
Junction Temperature \(\left(T_{j}\right)\) \(\qquad\)

\section*{Operating Ratings}

Logic Supply Voltage ( \(\mathrm{V}_{\mathrm{DD}}\) ) ............................. 4.5 V to 12 V
Driver Supply Voltage ( \(\mathrm{V}_{\mathrm{BB}}\) )
60V
Ambient Temperature \(\left(\mathrm{T}_{\mathrm{A}}\right)\)........................ \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)
Package Thermal Resistance
PDIP \(\theta_{\mathrm{JA}}\)
\(100^{\circ} \mathrm{C} / \mathrm{W}\)
PLCC \(\theta_{J A}\)
\(62^{\circ} \mathrm{C} / \mathrm{W}\)

\section*{Electrical Characteristics (5V)}
\(V_{D D}=5 \mathrm{~V}, \mathrm{~V}_{B B}=60 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\), unless noted.
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Symbol & Parameter & Condition & Min & Typ & Max & Units \\
\hline \(\mathrm{I}_{\text {CEX }}\) & Output Leakage Current & \(\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+85^{\circ} \mathrm{C}\) & & -5.0 & -15 & \(\mu \mathrm{A}\) \\
\hline \(\mathrm{V}_{\text {OUT(1) }}\) & Output Voltage & \(\mathrm{I}_{\text {OUT }}=-25 \mathrm{~mA}, \mathrm{~V}_{\mathrm{BB}}=60 \mathrm{~V}\) & 58 & 58.5 & & V \\
\hline \(\mathrm{V}_{\text {OUT(0) }}\) & Output Voltage & \(\mathrm{I}_{\text {OUT }}=1 \mathrm{~mA}\) & & 2.0 & 3.0 & V \\
\hline OUT(0) & Output Pull-Down Current & \(\mathrm{V}_{\text {OUT }}=5 \mathrm{~V}\) to \(\mathrm{V}_{\mathrm{BB}}\) & 2.0 & 3.5 & & mA \\
\hline \(\mathrm{V}_{\text {IN(1) }}\) & Input Voltage & & 3.5 & & 5.3 & V \\
\hline \(\mathrm{V}_{\text {IN }(0)}\) & Input Voltage & & -0.3 & & 0.8 & V \\
\hline \(\mathrm{I}_{\mathrm{IN}(1)}\) & Input Current & \(\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{DD}}\) & & 0.05 & 0.5 & \(\mu \mathrm{A}\) \\
\hline \(\mathrm{I}_{\operatorname{IN}(0)}\) & Input Current & \(\mathrm{V}_{\text {IN }}=0.8 \mathrm{~V}\) & & -0.05 & -0.5 & \(\mu \mathrm{A}\) \\
\hline \(\mathrm{V}_{\text {OUT(1) }}\) & Serial Data & \(\mathrm{l}_{\text {OUT }}=-200 \mu \mathrm{~A}\) & 4.5 & 4.7 & & V \\
\hline \(\mathrm{V}_{\text {OUT(0) }}\) & Serial Data & \(\mathrm{I}_{\text {OUT }}=200 \mu \mathrm{~A}\) & & 200 & 250 & mV \\
\hline \(\mathrm{f}_{\text {CLK }}\) & Maximum Clock Frequency & & 3.3 & 5.0 & & MHz \\
\hline \(\underline{\mathrm{ID}(1)}\) & Supply Current & all outputs high & & 100 & 300 & \(\mu \mathrm{A}\) \\
\hline \(\mathrm{I}_{\mathrm{DD}(0)}\) & Supply Current & all outputs low & & 100 & 300 & \(\mu \mathrm{A}\) \\
\hline \(\underline{\mathrm{I}_{\mathrm{BB}(1)}}\) & Supply Current & outputs high, no load & & 3.0 & 6.0 & mA \\
\hline \(\mathrm{I}_{\mathrm{BB}(0)}\) & Supply Current & outputs low & & 10 & 100 & \(\mu \mathrm{A}\) \\
\hline \({ }^{\text {PHL }}\) & Blanking to Output Delay & \(\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}, 50 \%\) to \(50 \%\) & & 400 & & ns \\
\hline \(\mathrm{t}_{\text {PLH }}\) & Blanking to Output Delay & \(\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}, 50 \%\) to \(50 \%\) & & 500 & & ns \\
\hline \(\mathrm{t}_{\mathrm{F}}\) & Output Fall Time & \(\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}, 90 \%\) to \(10 \%\) & & 700 & & ns \\
\hline \(\mathrm{t}_{\mathrm{R}}\) & Output Rise Time & \(C_{L}=30 \mathrm{pF}, 10 \%\) to \(90 \%\) & & 300 & & ns \\
\hline \(t_{\text {DST }}\) & Data Setup Time & see timing diagram & 75 & & & ns \\
\hline \(\mathrm{t}_{\text {DPW }}\) & Data Pulse Width & see timing diagram & 150 & & & ns \\
\hline \(\mathrm{t}_{\text {DHT }}\) & Data Hold Time & see timing diagram & 75 & & & ns \\
\hline \({ }^{\text {t }}\) CPW & Clock Pulse Width & see timing diagram & 150 & & & ns \\
\hline \({ }_{\text {tSTT }}\) & Strobe Setup Time & see timing diagram & 300 & & & ns \\
\hline \(\mathrm{t}_{\text {SPW }}\) & Strobe Pulse Width & see timing diagram & 100 & & & ns \\
\hline \(\mathrm{t}_{\text {OST }}\) & Output Setup Time & see timing diagram & & 500 & & ns \\
\hline
\end{tabular}

General Note: Devices are ESD protected; however, handling precautions are recommended.

\section*{Electrical Characteristics (12V)}
\(V_{D D}=12 \mathrm{~V}, \mathrm{~V}_{B B}=60 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\), unless noted.
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Symbol & Parameter & Condition & Min & Typ & Max & Units \\
\hline \({ }^{\text {CEX }}\) & Output Leakage Current & \(\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+85^{\circ} \mathrm{C}\) & & -5.0 & -15 & \(\mu \mathrm{A}\) \\
\hline \(\mathrm{V}_{\text {OUT(1) }}\) & Output Voltage & \(\mathrm{I}_{\text {OUT }}=-25 \mathrm{~mA}, \mathrm{~V}_{\mathrm{BB}}=60 \mathrm{~V}\) & 58 & 58.5 & & V \\
\hline \(\mathrm{V}_{\text {OUT(0) }}\) & Output Voltage & \(\mathrm{I}_{\text {OUT }}=2 \mathrm{~mA}\) & & 2.0 & 3.5 & V \\
\hline \(\mathrm{I}_{\text {OUT(0) }}\) & Output Pull-Down Current & \(\mathrm{V}_{\text {OUT }}=20 \mathrm{~V}\) to \(\mathrm{V}_{\mathrm{BB}}\) & 8.0 & 13 & & mA \\
\hline \(\mathrm{V}_{\mathrm{IN}(1)}\) & Input Voltage & & 10.5 & & 12.3 & V \\
\hline \(\mathrm{V}_{\mathrm{IN}(0)}\) & Input Voltage & & -0.3 & & 0.8 & V \\
\hline \(\mathrm{I}_{\mathrm{IN}(1)}\) & Input Current & \(\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\text {DD }}\) & & 0.1 & 1.0 & \(\mu \mathrm{A}\) \\
\hline \(\underline{\mathrm{I}} \mathrm{IN}(0)\) & Input Current & \(\mathrm{V}_{\text {IN }}=0.8 \mathrm{~V}\) & & -0.1 & -1.0 & \(\mu \mathrm{A}\) \\
\hline \(\mathrm{V}_{\text {OUT(1) }}\) & Serial Data & \(\mathrm{l}_{\text {OUT }}=-200 \mu \mathrm{~A}\) & 11.7 & 11.8 & & V \\
\hline \(\mathrm{V}_{\text {OUT(0) }}\) & Serial Data & \(\mathrm{I}_{\text {OUT }}=200 \mu \mathrm{~A}\) & & 100 & 200 & mV \\
\hline \({ }^{\text {f CLK }}\) & Maximum Clock Frequency & & & 7.5 & & MHz \\
\hline \(\mathrm{I}_{\mathrm{DD}(1)}\) & Supply Current & all outputs high & & 200 & 500 & \(\mu \mathrm{A}\) \\
\hline \({ }^{\text {DD(0) }}\) & Supply Current & all outputs low & & 200 & 500 & \(\mu \mathrm{A}\) \\
\hline \(\mathrm{I}_{\mathrm{BB}(1)}\) & Supply Current & outputs high, no load & & 3.0 & 6.0 & mA \\
\hline \(\mathrm{I}_{\mathrm{BB}(0)}\) & Supply Current & outputs low & & 10 & 100 & \(\mu \mathrm{A}\) \\
\hline \(\mathrm{t}_{\text {PHL }}\) & Blanking to Output Delay & \(\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}, 50 \%\) to \(50 \%\) & & 200 & & ns \\
\hline \(\mathrm{t}_{\text {PLH }}\) & Blanking to Output Delay & \(\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}, 50 \%\) to \(50 \%\) & & 300 & & ns \\
\hline \(\mathrm{t}_{\mathrm{F}}\) & Output Fall Time & \(\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}, 90 \%\) to \(10 \%\) & & 200 & & ns \\
\hline \(\mathrm{t}_{\mathrm{R}}\) & Output Rise Time & \(C_{L}=30 \mathrm{pF}, 10 \%\) to \(90 \%\) & & 400 & & ns \\
\hline
\end{tabular}

General Note: Devices are ESD protected; however, handling precautions are recommended.

\section*{Timing Diagram}


\section*{Functional Description}

Refer to the Block Diagram and Timing Diagram.

\section*{Data Input}

Data is transferred to the shift register on the rising edge of the clock pulse. Data must be present at SDI (serial data input) prior to the rising edge of the clock pulse (data setup time), and must remain for a time (data hold time) following the rising edge of the clock pulse.

\section*{Shift Register}

Data is shifted one bit at a time toward the SDO (serial data output) end of the shift register at each rising edge of the clock pulse.

\section*{Latch}

All shift register data bits are transferred to the latch when STRB (strobe) is high. STRB may be continuously held high for transparent operation. Data is valid for strobing to the latches after the strobe setup time. Data will appear at the outputs, if BLNK is low, after the output setup time.

\section*{Blanking}

When BLNK (blanking) is high, all outputs are forced low. Blanking can be used during data entry.

\section*{Truth Table}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline SDI & CLK & \multicolumn{4}{|c|}{Shift Register} & SDO & STRB & \multicolumn{5}{|c|}{Latch} & BLNK & \multicolumn{5}{|c|}{OUTn} \\
\hline & & \(\mathrm{I}_{1}\) & \(\mathrm{I}_{2}\) & \(\mathrm{I}_{3}\) & \(\ldots{ }^{\ldots}\) & & & \(\mathrm{I}_{1}\) & \(\mathrm{I}_{2}\) & \(\mathrm{I}_{3}\) & ... & \({ }^{\text {I }}\) & & \(\mathrm{I}_{1}\) & \(\mathrm{I}_{2}\) & \(\mathrm{I}_{3}\) & & \({ }^{1}\) \\
\hline H & \(\uparrow\) & H & \(\mathrm{R}_{1}\) & \(\mathrm{R}_{2}\) & \(\ldots \mathrm{R}_{\mathrm{N}-1}\) & \(\mathrm{R}_{\mathrm{N}-1}\) & & & & & & & & & & & & \\
\hline L & \(\uparrow\) & L & \(\mathrm{R}_{1}\) & \(\mathrm{R}_{2}\) & \(\ldots \mathrm{R}_{\mathrm{N}-1}\) & \(\mathrm{R}_{\mathrm{N}-1}\) & & & & & & & & & & & & \\
\hline X & \(\downarrow\) & \(\mathrm{R}_{1}\) & \(\mathrm{R}_{2}\) & \(\mathrm{R}_{3}\) & \(\ldots \mathrm{R}_{\mathrm{N}}\) & \(\mathrm{R}_{\mathrm{N}}\) & & & & & & & & & & & & \\
\hline & & X & X & X & ... X & X & L & \(\mathrm{R}_{1}\) & \(\mathrm{R}_{2}\) & \(\mathrm{R}_{3}\) & ... & \(\mathrm{R}_{\mathrm{N}}\) & & & & & & \\
\hline & & \(\mathrm{P}_{1}\) & \(\mathrm{P}_{2}\) & \(\mathrm{P}_{3}\) & \(\ldots \mathrm{P}_{\mathrm{N}}\) & \(\mathrm{P}_{\mathrm{N}}\) & H & \(\mathrm{P}_{1}\) & \(\mathrm{P}_{2}\) & \(\mathrm{P}_{3}\) & .. & \(\mathrm{P}_{\mathrm{N}}\) & L & 1 & \(\mathrm{P}_{2}\) & \(\mathrm{P}_{3}\) & .. & \(\mathrm{P}_{\mathrm{N}}\) \\
\hline & & & & & & & & X & X & X & ... & X & H & L & L & L & ... & L \\
\hline
\end{tabular}

\section*{General Description}

BiCMOS technology gives the MIC5821/5822 family flexibility beyond the reach of standard logic buffers and power driver arrays. These devices each have an eight-bit CMOS shift register, CMOS control circuitry, eight CMOS data latches, and eight bipolar current-sink Darlington output drivers. The 500 mA outputs are suitable for use with incandescent bulbs and other moderate to high current loads. The drivers can be operated with a split supply where the negative supply is down to-20V. Except for maximum driver output voltage ratings, the MIC5821 and MIC5822 are identical.

These devices have greatly improved data-input rates. With a 5 V logic supply they will typically operate faster than 5 MHz . With a 12 V supply significantly higher speeds are obtained. The CMOS inputs are compatible with standard CMOS, PMOS, and NMOS logic levels. TTL and DTL circuits may require the use of appropriate pull-up resistors. By using the serial data output, the drivers can be cascaded for interface applications requiring additional drive lines.

\section*{Features}
- 3.3 MHz Minimum Data-Input Rate
- CMOS, PMOS, NMOS, TTL Compatible
- Internal Pull-Down or Pull-Up Resistors
- Low-Power CMOS Logic and Latches
- High-Voltage Current-Sink Outputs
- Single or Split Supply Operation

\section*{Ordering Information}
\begin{tabular}{|c|c|c|}
\hline Part Number & Temperature Range & Package \\
\hline MIC5821CN* & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & 16-Pin Plastic DIP \\
\hline MIC5821BN & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & 16-Pin Plastic DIP \\
\hline MIC5822BN & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & 16-Pin Plastic DIP \\
\hline MIC5822AJ & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & 16-Pin Ceramic DIP \\
\hline 5962-8764101EA \({ }^{\dagger}\) & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & 16-Pin Ceramic DIP \\
\hline
\end{tabular}
* Micrel reserves the right to substitute MIC5821BN grade devices for the MIC5821CN
\(\dagger\) Standard Military Drawing number for MIC5822AJBQ

\section*{Functional Diagram}

\(v_{E E}\)

\section*{Pin Configuration}

(Plastic and Ceramic DIP)

\section*{Typical Input Circuits}


\section*{Typical Output Driver}


Maximum Allowable Duty Cycle (Plastic DIP)
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow{2}{*}{\begin{tabular}{c} 
Number of Outputs ON \\
(Iout = 200mA \\
VDD = 12V)
\end{tabular}} & \multicolumn{5}{|c|}{\begin{tabular}{c} 
Maximum Allowable Duty Cycle at Ambient Temperature of
\end{tabular}} \\
\cline { 2 - 6 } & \(\mathbf{2 5}{ }^{\circ} \mathbf{C}\) & \(\mathbf{4 0}{ }^{\circ} \mathbf{C}\) & \(\mathbf{5 0}{ }^{\circ} \mathbf{C}\) & \(\mathbf{6 0}{ }^{\circ} \mathbf{C}\) & \(\mathbf{7 0}{ }^{\circ} \mathbf{C}\) \\
\hline 8 & \(73 \%\) & \(62 \%\) & \(55 \%\) & \(47 \%\) & \(40 \%\) \\
\hline 7 & \(83 \%\) & \(71 \%\) & \(62 \%\) & \(54 \%\) & \(46 \%\) \\
\hline 6 & \(97 \%\) & \(82 \%\) & \(72 \%\) & \(63 \%\) & \(53 \%\) \\
\hline 5 & \(100 \%\) & \(98 \%\) & \(87 \%\) & \(75 \%\) & \(63 \%\) \\
\hline 4 & \(100 \%\) & \(100 \%\) & \(100 \%\) & \(93 \%\) & \(79 \%\) \\
\hline 3 & \(100 \%\) & \(100 \%\) & \(100 \%\) & \(100 \%\) & \(100 \%\) \\
\hline 2 & \(100 \%\) & \(100 \%\) & \(100 \%\) & \(100 \%\) & \(100 \%\) \\
\hline 1 & \(100 \%\) & \(100 \%\) & \(100 \%\) & \(100 \%\) & \(100 \%\) \\
\hline
\end{tabular}

Electrical Characteristics at \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}\) (unless otherwise specified)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multirow[t]{2}{*}{Applicable Devices} & \multirow[b]{2}{*}{Test Conditions} & \multicolumn{3}{|c|}{Limits} \\
\hline & & & & Min. & Max. & Unit \\
\hline \multirow[t]{4}{*}{Output Leakage Current} & \multirow[t]{4}{*}{\(I_{\text {CEX }}\)} & \multirow[t]{2}{*}{MIC5821} & \(\mathrm{V}_{\text {OUT }}=50 \mathrm{~V}\) & & 50 & \multirow[t]{4}{*}{\(\mu \mathrm{A}\)} \\
\hline & & & \(\mathrm{V}_{\text {OUT }}=50 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}\) & & 100 & \\
\hline & & \multirow[t]{2}{*}{MIC5822} & \(\mathrm{V}_{\text {OUT }}=80 \mathrm{~V}\) & & 50 & \\
\hline & & & \(\mathrm{V}_{\text {OUT }}=80 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}\) & & 100 & \\
\hline \multirow[t]{3}{*}{Collector-Emitter Saturation Voltage} & \multirow[t]{3}{*}{\(\mathrm{V}_{\text {CE(SAT }}\)} & \multirow[t]{3}{*}{Both} & IOUT \(=100 \mathrm{~mA}\) & & 1.1 & \multirow[t]{3}{*}{V} \\
\hline & & & IOUT \(=200 \mathrm{~mA}\) & & 1.3 & \\
\hline & & & IOUT \(=350 \mathrm{~mA}, \mathrm{~V}_{\text {DD }}=7.0 \mathrm{~V}\) & & 1.6 & \\
\hline \multirow[t]{4}{*}{Input Voltage} & V IN(0) & Both & & & 0.8 & \multirow[t]{4}{*}{V} \\
\hline & \multirow[t]{3}{*}{\(\mathrm{V}_{\text {IN(1) }}\)} & \multirow[t]{3}{*}{Both} & \(\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}\) & 10.5 & & \\
\hline & & & \(\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}\) & 8.5 & & \\
\hline & & & \(\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}\) & 3.5 & & \\
\hline \multirow[t]{3}{*}{Input Resistance} & \multirow[t]{3}{*}{RIN} & \multirow[t]{3}{*}{Both} & \(\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}\) & 50 & & \multirow[t]{3}{*}{k \(\Omega\)} \\
\hline & & & \(\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}\) & 50 & & \\
\hline & & & \(\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}\) & 50 & & \\
\hline \multirow[t]{8}{*}{Supply Current} & \multirow[t]{6}{*}{\[
\operatorname{IDD}(\mathrm{ON})
\]} & \multirow[t]{6}{*}{Both} & One Driver ON, \(\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}\) & & 4.5 & \multirow[t]{8}{*}{mA} \\
\hline & & & One Driver ON, \(\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}\) & & 3.9 & \\
\hline & & & One Driver ON, \(\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}\) & & 2.4 & \\
\hline & & & All Drivers ON, \(\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}\) & & 16 & \\
\hline & & & All Drivers ON, \(\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}\) & & 14 & \\
\hline & & & All Drivers ON, \(\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}\) & & 8 & \\
\hline & \multirow[t]{2}{*}{IDD(OFF)} & \multirow[t]{2}{*}{Both} & \[
\begin{aligned}
& \text { All Drivers OFF, } \mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V} \text {, } \\
& \text { All Inputs }=0 \mathrm{~V}
\end{aligned}
\] & & 1.6 & \\
\hline & & & \[
\begin{aligned}
& \text { All Drivers OFF, } \mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}, \\
& \text { All Inputs }=0 \mathrm{~V}
\end{aligned}
\] & & 2.9 & \\
\hline
\end{tabular}

Electrical Characteristics MIC5822AJ/AJB at \(T_{A}=-55^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=\mathrm{V}_{\mathrm{EE}}=0 \mathrm{~V}\) (unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multirow[b]{2}{*}{Test Conditions} & \multicolumn{3}{|c|}{Limits} \\
\hline & & & Min. & Max. & Unit \\
\hline Output Leakage Current & ICEX & VOUT \(=80 \mathrm{~V}\) & & 50 & \(\mu \mathrm{A}\) \\
\hline \multirow[t]{3}{*}{Collector-Emitter Saturation Voltage} & \multirow[t]{3}{*}{\(\mathrm{V}_{\text {CE(SAT) }}\)} & IOUT \(=100 \mathrm{~mA}\) & & 1.3 & \multirow[t]{3}{*}{V} \\
\hline & & IOUT \(=200 \mathrm{~mA}\) & & 1.5 & \\
\hline & & IOUT \(=350 \mathrm{~mA}, \mathrm{~V}_{\text {DD }}=7.0 \mathrm{~V}\) & & 1.8 & \\
\hline \multirow[t]{3}{*}{Input Voltage} & \(\mathrm{V}_{\text {INO }}\) ) & & & 0.8 & \multirow[t]{3}{*}{V} \\
\hline & \multirow[t]{2}{*}{\(\mathrm{V}_{\operatorname{IN}(1)}\)} & \(\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}\) & 10.5 & & \\
\hline & & \(\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}\) & 3.5 & & \\
\hline \multirow[t]{3}{*}{Input Resistance} & \multirow[t]{3}{*}{RIN} & \(\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}\) & 35 & & \multirow[t]{3}{*}{k \(\Omega\)} \\
\hline & & \(\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}\) & 35 & & \\
\hline & & \(\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}\) & 35 & & \\
\hline \multirow[t]{8}{*}{Supply Current} & \multirow[t]{6}{*}{IDD(ON)} & One Driver ON, \(\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}\) & & 5.5 & \multirow[t]{8}{*}{mA} \\
\hline & & One Driver ON, \(\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}\) & & 4.5 & \\
\hline & & One Driver ON, \(\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}\) & & 3.0 & \\
\hline & & All Drivers ON, \(\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}\) & & 16 & \\
\hline & & All Drivers ON, \(\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}\) & & 14 & \\
\hline & & All Drivers ON, \(\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}\) & & 10 & \\
\hline & \multirow[t]{2}{*}{IDD(OFF)} & All Drivers OFF, \(\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}\) & & 3.5 & \\
\hline & & All Drivers OFF, \(\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}\) & & 2.0 & \\
\hline
\end{tabular}

Electrical Characteristics MIC5822AJ/AJB at \(\mathrm{T}_{\mathrm{A}}=+125^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=\mathrm{V}_{\mathrm{EE}}=0 \mathrm{~V}\) (unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multirow[b]{2}{*}{Test Conditions} & \multicolumn{3}{|c|}{Limits} \\
\hline & & & Min. & Max. & Unit \\
\hline Output Leakage Current & ICEX & \(\mathrm{V}_{\text {OUT }}=80 \mathrm{~V}\) & & 500 & \(\mu \mathrm{A}\) \\
\hline \multirow[t]{3}{*}{Collector-Emitter Saturation Voltage} & \multirow[t]{3}{*}{\(\mathrm{V}_{\text {CE(SAT }}\)} & IOUT \(=100 \mathrm{~mA}\) & & 1.3 & \multirow[t]{3}{*}{V} \\
\hline & & IOUT \(=200 \mathrm{~mA}\) & & 1.5 & \\
\hline & & IOUT \(=350 \mathrm{~mA}, \mathrm{~V}_{\text {DD }}=7.0 \mathrm{~V}\) & & 1.8 & \\
\hline \multirow[t]{3}{*}{Input Voltage} & \(\mathrm{V}_{\text {IN }}(0)\) & & & 0.8 & \multirow[t]{3}{*}{V} \\
\hline & \multirow[t]{2}{*}{\(\mathrm{V}_{\mathrm{IN}(1)}\)} & \(\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}\) & 10.5 & & \\
\hline & & \(\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}\) & 3.5 & & \\
\hline \multirow[t]{3}{*}{Input Resistance} & \multirow[t]{3}{*}{RIN} & \(\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}\) & 50 & & \multirow[t]{3}{*}{k \(\Omega\)} \\
\hline & & \(\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}\) & 50 & & \\
\hline & & \(\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}\) & 50 & & \\
\hline \multirow[t]{8}{*}{Supply Current} & \multirow[t]{6}{*}{\({ }^{\text {IDD (ON }}\) )} & One Driver ON, \(\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}\) & & 4.5 & \multirow[t]{8}{*}{mA} \\
\hline & & One Driver ON, \(\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}\) & & 3.9 & \\
\hline & & One Driver ON, \(\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}\) & & 2.4 & \\
\hline & & All Drivers ON, \(\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}\) & & 16 & \\
\hline & & All Drivers ON, \(\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}\) & & 14 & \\
\hline & & All Drivers ON, \(\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}\) & & 8 & \\
\hline & \multirow[t]{2}{*}{IDD(OFF)} & All Drivers OFF, \(\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}\) & & 2.9 & \\
\hline & & All Drivers OFF, \(\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}\) & & 1.6 & \\
\hline
\end{tabular}

\section*{MIC5821/5822 Family Truth Table}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{\begin{tabular}{l}
Serial \\
Data Input
\end{tabular}} & \multirow[b]{2}{*}{Clock Input} & \multicolumn{5}{|l|}{Shift Register Contents} & \multirow[t]{2}{*}{\begin{tabular}{l}
Serial \\
Data Output
\end{tabular}} & \multirow[b]{2}{*}{Strobe Input} & \multicolumn{5}{|c|}{Latch Contents} & \multirow[b]{2}{*}{Output Enable} & \multicolumn{5}{|c|}{Output Contents} \\
\hline & & \(\mathrm{I}_{1}\) & \(\mathrm{I}_{2}\) & \(\mathrm{I}_{3}\) & ...... & 18 & & & \(\mathrm{l}_{1}\) & \(\mathrm{I}_{2}\) & \(\mathrm{I}_{3}\) & ...... & \(\mathrm{I}_{8}\) & & \(\mathrm{I}_{1}\) & \(\mathrm{I}_{2}\) & \(I_{3}\) & ...... & 18 \\
\hline H & - & H & \(\mathrm{R}_{1}\) & \(\mathrm{R}_{2}\) & ...... & & \(\mathrm{R}_{7}\) & & & & & & & & & & & & \\
\hline L & - & & \(\mathrm{R}_{1}\) & \(\mathrm{R}_{2}\) & ...... & & \(\mathrm{R}_{7}\) & & & & & & & & & & & & \\
\hline X & - & \(\mathrm{R}_{1}\) & \(\mathrm{R}_{2}\) & \(\mathrm{R}_{3}\) & ...... & \(\mathrm{R}_{8}\) & \(\mathrm{R}_{8}\) & & & & & & & & & & & & \\
\hline & & X & X & X & ... & X & X & L & \(\mathrm{R}_{1}\) & \(\mathrm{R}_{2}\) & \(\mathrm{R}_{3}\) & ..... & \(\mathrm{R}_{8}\) & & & & & & \\
\hline & & \(\mathrm{P}_{1}\) & \(\mathrm{P}_{2}\) & \(P_{3}\) & ...... & \(\mathrm{P}_{8}\) & \(\mathrm{P}_{8}\) & H & \(\mathrm{P}_{1}\) & \(\mathrm{P}_{2}\) & \(\mathrm{P}_{3}\) & ..... & \(\mathrm{P}_{8}\) & L & \(\mathrm{P}_{1}\) & \(\mathrm{P}_{2}\) & \(\mathrm{P}_{3}\) & \(\ldots\) & \(\mathrm{P}_{8}\) \\
\hline & & & & & & & & & X & X & X & ...... & X & H & H & H & H & \(\ldots .\). & H \\
\hline
\end{tabular}

L= Low Logic Level \(\quad H=\) High Logic Level \(\quad X=\) Irrelevant \(\quad P=\) Present State \(\quad R=\) Previous State

\section*{Timing Diagram}


\section*{Timing Conditions}
( \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\), Logic Levels are \(\mathrm{V}_{\mathrm{DD}}\) and \(\mathrm{V}_{\mathrm{SS}}\) )
\begin{tabular}{|c|c|}
\hline & \(\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}\) \\
\hline A. Minimum Data Active Time Before Clock Pulse (Data Set-Up Time) & 75 ns \\
\hline B. Minimum Data Active Time After Clock Pulse (Data Hold Time). & 75 ns \\
\hline C. Minimum Data Pulse Width & 150 ns \\
\hline D. Minimum Clock Pulse Width & 150 ns \\
\hline E. Minimum Time Between Clock Activation and Strobe & 300 ns \\
\hline F. Minimum Strobe Pulse Width.. & 100 ns \\
\hline G. Typical Time Between Strobe Activation and Output Transition & 500 ns \\
\hline
\end{tabular}

SERIAL DATA present at the input is transferred to the shift register on the logic " 0 " to logic " 1 " transition of the CLOCK input pulse. On succeeding CLOCK pulses, the registers shift data information towards the SERIAL DATA OUTPUT. The SERIAL DATA must appear at the input prior to the rising edge of the CLOCK input waveform.

Information present at any register is transferred to its respective latch when the STROBE is high (serial-to-parallel conversion). The latches will continue to accept new data as long as the STROBE is held high. Applications where the latches are bypassed (STROBE tied high) will require that the ENABLE input be high during serial entry.

When the ENABLE input is high, all of the output buffers are disabled (OFF) without affecting the information stored in the latches or shift register. With the ENABLE input low, the outputs are controlled by the state of the latches.

\section*{Typical Applications}

\section*{MIC5822 Level Shifting Lamp Driver with Darlington Emitters Tied to a Negative Supply}

SERIAL DATA CLOCK


\title{
MIC5841/5842
}

\section*{General Description}

Using BiCMOS technology, the MIC5841/5842 integrated circuits were fabricated to be used in a wide variety of peripheral power driver applications. The devices each have an eight-bit CMOS shift register, CMOS control circuitry, eight CMOS data latches, and eight bipolar current-sink Darlington output drivers.

These two devices differ only in maximum voltage ratings. The MIC5842 offers premium performance with a minimum output breakdown voltage rating of \(80 \mathrm{~V}(50 \mathrm{~V}\) sustaining). The drivers can be operated with a split supply where the negative supply is down to -20 V .

The 500 mA outputs, with integral transient-suppression diodes, are suitable for use with lamps, relays, solenoids and other inductive loads.

These devices have improved speed characteristics. With a 5 V logic supply, they will typically operate faster than 5 MHz . With a 12 V supply, significantly higher speeds are obtained. The CMOS inputs are compatible with standard CMOS, PMOS, and NMOS logic levels. TTL or DTL circuits may require the use of appropriate pull-up resistors. By using the serial data output, the drivers can be cascaded for interface applications requiring additional drive lines.

The MIC5840 family is available in DIP, PLCC, and SOIC packages. Because of limitations on package power dissipation, the simultaneous operation of all drivers at maximum rated current might require a reduction in duty cycle. A copper-alloy lead frame provides for maximum package power dissipation.

\section*{Features}
- 3.3 MHz Minimum Data-Input Rate
- CMOS, PMOS, NMOS, TTL Compatible
- Internal Pull-Up/Pull-Down Resistors
- Low-Power CMOS Logic and Latches
- High-Voltage Current-Sink Outputs
- Output Transient-Protection Diodes
- Single or Split Supply Operation

\section*{Ordering Information}
\begin{tabular}{|c|c|c|}
\hline Part Number & Temperature Range & Package \\
\hline MIC5841BN & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & 18-Pin Plastic DIP \\
\hline MIC5841BV & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & 20-Pin PLCC \\
\hline MIC5841BWM & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & 18-Pin Wide SOIC \\
\hline MIC5842BN & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & 18-Pin Plastic DIP \\
\hline MIC5842BV & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & 20-Pin PLCC \\
\hline MIC5842BWM & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & 18-Pin Wide SOIC \\
\hline MIC5842AJ & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & 18-Pin Ceramic DIP \\
\hline MIC5842AJB* & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & 18-Pin Ceramic DIP \\
\hline
\end{tabular}
* AJB indicates units screened to MIL-STD 883, Method 5004, condition \(B\), and burned-in for 1-week.

Functional Diagram


Pin Configuration


\section*{Pin Configuration}
(20-Pin PLCC)Top View.
Absolute Maximum Ratings (Note 1, 2, 3)
at \(25^{\circ} \mathrm{C}\) Free-Air Temperature and \(\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}\)
\begin{tabular}{|c|c|}
\hline \multirow[t]{2}{*}{\begin{tabular}{l}
Output Voltage, VCE (MIC5841) \\
(MIC5842)
\end{tabular}} & 50 \\
\hline & 80 \\
\hline \multicolumn{2}{|l|}{\multirow[t]{2}{*}{Output Voltage, \(\mathrm{V}_{\mathrm{CE}}\) (SUS) (MIC5841) (Note 1) (MIC5842)}} \\
\hline & \\
\hline \multicolumn{2}{|l|}{Logic Supply Voltage, \(\mathrm{V}_{\text {DD }}\)} \\
\hline \multicolumn{2}{|l|}{\(\mathrm{V}_{\mathrm{DD}}\) with Reference to \(\mathrm{V}_{\mathrm{EE}}\)} \\
\hline \multicolumn{2}{|l|}{Emitter Supply Voltage, \(\mathrm{V}_{\mathrm{EE}}\)} \\
\hline \multicolumn{2}{|l|}{Input Voltage Range, \(\mathrm{V}_{\text {IN }} \quad-0.3 \mathrm{~V}\) to \(\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}\)} \\
\hline \multicolumn{2}{|l|}{Continuous Output Current, IOUT 500 mA} \\
\hline \multicolumn{2}{|l|}{Package Power Dissipation, PD (Note 2) 1.82W} \\
\hline \multicolumn{2}{|l|}{Operating Temperature Range, \(\mathrm{T}_{\mathrm{A}} \quad-55^{\circ} \mathrm{C}\) to +125} \\
\hline Storage Temperature Range, \(\mathrm{T}_{S}\) & \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ}\) \\
\hline
\end{tabular}

Note 1: For Inductive load applications.
Note 2: Derate at the rate of \(18.2 \mathrm{~mW} /{ }^{\circ} \mathrm{C}\) above \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) (Plastic DIP)
Note 3: CMOS devices have input-static protection but are susceptible to damage when exposed to extremely high static electrical charges.

Electrical Characteristics at \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=\mathrm{V}_{\mathrm{EE}}=0 \mathrm{~V}\) (unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multirow[t]{2}{*}{Applicable Devices} & \multirow[b]{2}{*}{Test Conditions} & \multicolumn{3}{|c|}{Limits} \\
\hline & & & & Min. & Max. & Unit \\
\hline \multirow[t]{4}{*}{Output Leakage Current} & \multirow[t]{4}{*}{ICEX} & \multirow[t]{2}{*}{MIC5841} & \(\mathrm{V}_{\text {OUT }}=50 \mathrm{~V}\) & & 50 & \multirow[t]{4}{*}{\(\mu \mathrm{A}\)} \\
\hline & & & \(\mathrm{V}_{\text {OUT }}=50 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}\) & & 100 & \\
\hline & & \multirow[t]{2}{*}{MIC5842} & \(\mathrm{V}_{\text {OUT }}=80 \mathrm{~V}\) & & 50 & \\
\hline & & & \(\mathrm{V}_{\text {OUT }}=80 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}\) & & 100 & \\
\hline \multirow[t]{3}{*}{Collector-Emitter Saturation Voltage} & \multirow[t]{3}{*}{\(\mathrm{V}_{\text {CE(SAT) }}\)} & \multirow[t]{3}{*}{Both} & IOUT \(=100 \mathrm{~mA}\) & & 1.1 & \multirow[t]{3}{*}{V} \\
\hline & & & IOUT \(=200 \mathrm{~mA}\) & & 1.3 & \\
\hline & & & \(\mathrm{I}_{\text {OUT }}=350 \mathrm{~mA}, \mathrm{~V}_{\text {DD }}=7.0 \mathrm{~V}\) & & 1.6 & \\
\hline \multirow[t]{2}{*}{Collector-Emitter Sustaining Voltage} & \multirow[t]{2}{*}{\begin{tabular}{l}
\(\mathrm{V}_{\mathrm{CE}}(\mathrm{SUS})\) \\
(Note 5)
\end{tabular}} & MIC5841 & IOUT \(=350 \mathrm{~mA}, \mathrm{~L}=2 \mathrm{mH}\) & 35 & & \multirow[t]{2}{*}{V} \\
\hline & & MIC5842 & l OUT \(=350 \mathrm{~mA}, \mathrm{~L}=2 \mathrm{mH}\) & 50 & & \\
\hline \multirow[t]{4}{*}{Input Voltage} & \multirow[t]{4}{*}{\[
\frac{V_{\operatorname{IN}(0)}}{\mathrm{V}_{\mathrm{IN}(1)}}
\]} & Both & & & 0.8 & \multirow[t]{4}{*}{V} \\
\hline & & \multirow[t]{3}{*}{Both} & \(\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}\) & 10.5 & & \\
\hline & & & \(\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}\) & 8.5 & & \\
\hline & & & \(\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}\) (See Note 4) & 3.5 & & \\
\hline \multirow[t]{3}{*}{Input Resistance} & \multirow[t]{3}{*}{\(\mathrm{R}_{\mathrm{IN}}\)} & \multirow[t]{3}{*}{Both} & \(\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}\) & 50 & & \multirow[t]{3}{*}{k \(\Omega\)} \\
\hline & & & \(\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}\) & 50 & & \\
\hline & & & \(\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}\) & 50 & & \\
\hline \multirow[t]{6}{*}{Supply Current} & \multirow[t]{3}{*}{\({ }^{\text {IDD (ON }}\)} & \multirow[t]{3}{*}{Both} & All Drivers ON, \(\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}\) & & 16 & \multirow[t]{6}{*}{mA} \\
\hline & & & All Drivers ON, \(\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}\) & & 14 & \\
\hline & & & All Drivers ON, \(\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}\) & & 8.0 & \\
\hline & \multirow[t]{3}{*}{\({ }^{\text {D }}\) ( OFF )} & \multirow[t]{3}{*}{Both} & All Drivers OFF, \(\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}\) & & 2.9 & \\
\hline & & & All Drivers OFF, \(\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}\) & & 2.5 & \\
\hline & & & All Drivers OFF, \(\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}\) & & 1.6 & \\
\hline \multirow[t]{2}{*}{Clamp Diode Leakage Current} & \multirow[t]{2}{*}{\(\mathrm{I}_{\mathrm{R}}\)} & MIC5841 & \(\mathrm{V}_{\mathrm{R}}=50 \mathrm{~V}\) & & 50 & \multirow[t]{2}{*}{\(\mu \mathrm{A}\)} \\
\hline & & MIC5842 & \(\mathrm{V}_{\mathrm{R}}=80 \mathrm{~V}\) & & 50 & \\
\hline Clamp Diode Forward Voltage & \(\mathrm{V}_{\mathrm{F}}\) & Both & \(\mathrm{I}_{\mathrm{F}}=350 \mathrm{~mA}\) & & 2.0 & V \\
\hline
\end{tabular}

Note 4: Operation of these devices with standard TTL may require the use of appropriate pull-up resistors to insure an input logic HIGH.
Note 5: Not \(100 \%\) tested. Guaranteed by design.

Electrical Characteristics MIC5841AJ/AJB and MIC5842AJ/AJB at \(T_{A}=-55^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=\mathrm{V}_{\mathrm{EE}}=0 \mathrm{~V}\) (unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multirow[b]{2}{*}{Test Conditions} & \multicolumn{3}{|c|}{Limits} \\
\hline & & & Min. & Max. & Unit \\
\hline Output Leakage Current & ICEX & \(\mathrm{V}_{\text {OUT }}=80 \mathrm{~V}\) & & 50 & \(\mu \mathrm{A}\) \\
\hline \multirow[t]{3}{*}{Collector-Emitter Saturation Voltage} & \multirow[t]{3}{*}{\(\mathrm{V}_{\text {CE(SAT }}\)} & IOUT \(=100 \mathrm{~mA}\) & & 1.3 & \multirow[t]{3}{*}{V} \\
\hline & & lout \(=200 \mathrm{~mA}\) & & 1.5 & \\
\hline & & lout \(=350 \mathrm{~mA}, \mathrm{~V}_{\text {DD }}=7.0 \mathrm{~V}\) & & 1.8 & \\
\hline \multirow[t]{3}{*}{Input Voltage} & \(\mathrm{V}_{\operatorname{IN}(0)}\) & & & 0.8 & \multirow[t]{3}{*}{V} \\
\hline & \multirow[t]{2}{*}{\(\mathrm{V}_{\operatorname{IN}(1)}\)} & \(\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}\) & 10.5 & & \\
\hline & & \(\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}\) & 3.5 & & \\
\hline \multirow[t]{3}{*}{Input Resistance} & \multirow[t]{3}{*}{RIN} & \(\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}\) & 35 & & \multirow[t]{3}{*}{k \(\Omega\)} \\
\hline & & \(\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}\) & 35 & & \\
\hline & & \(\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}\) & 35 & & \\
\hline \multirow[t]{5}{*}{Supply Current} & \multirow[t]{3}{*}{IDD(ON)} & All Drivers ON, \(\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}\) & & 16 & \multirow[t]{5}{*}{mA} \\
\hline & & All Drivers ON, \(\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}\) & & 14 & \\
\hline & & All Drivers ON, \(\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}\) & & 10 & \\
\hline & \multirow[t]{2}{*}{IDD(OFF)} & All Drivers OFF, \(\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}\) & & 3.5 & \\
\hline & & All Drivers OFF, \(\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}\) & & 2.0 & \\
\hline
\end{tabular}

Electrical Characteristics MIC5841AJ/AJB and MIC5842AJ/AJB at \(T_{A}=+125^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=\mathrm{V}_{\mathrm{EE}}=0 \mathrm{~V}\) (unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multirow[b]{2}{*}{Test Conditions} & \multicolumn{3}{|c|}{Limits} \\
\hline & & & Min. & Max. & Unit \\
\hline Output Leakage Current & ICEX & \(\mathrm{V}_{\text {OUT }}=80 \mathrm{~V}\) & & 500 & \(\mu \mathrm{A}\) \\
\hline \multirow[t]{3}{*}{Collector-Emitter Saturation Voltage} & \multirow[t]{3}{*}{\(\mathrm{V}_{\text {CE(SAT }}\)} & IOUT \(=100 \mathrm{~mA}\) & & 1.3 & \multirow[t]{3}{*}{V} \\
\hline & & IOUT \(=200 \mathrm{~mA}\) & & 1.5 & \\
\hline & & \(\mathrm{I}_{\text {OUT }}=350 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DD}}=7.0 \mathrm{~V}\) & & 1.8 & \\
\hline \multirow[t]{3}{*}{Input Voltage} & \(\mathrm{V}_{\mathrm{IN}(0)}\) & & & 0.8 & \multirow[t]{3}{*}{V} \\
\hline & \multirow[t]{2}{*}{\(\mathrm{V}_{\mathrm{IN}(1)}\)} & \(\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}\) & 10.5 & & \\
\hline & & \(\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}\) & 3.5 & & \\
\hline \multirow[t]{3}{*}{Input Resistance} & \multirow[t]{3}{*}{\(\mathrm{R}_{\text {IN }}\)} & \(\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}\) & 50 & & \multirow[t]{3}{*}{k \(\Omega\)} \\
\hline & & \(\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}\) & 50 & & \\
\hline & & \(\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}\) & 50 & & \\
\hline \multirow[t]{5}{*}{Supply Current} & \multirow[t]{3}{*}{\(\mathrm{IDD}(\mathrm{ON})\)} & All Drivers ON, \(\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}\) & & 16 & \multirow[t]{5}{*}{mA} \\
\hline & & All Drivers ON, \(\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}\) & & 14 & \\
\hline & & All Drivers ON, \(\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}\) & & 8 & \\
\hline & \multirow[t]{2}{*}{\(1 \mathrm{DD}(\mathrm{OFF})\)} & All Drivers OFF, \(\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}\) & & 2.9 & \\
\hline & & All Drivers OFF, \(\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}\) & & 1.6 & \\
\hline \multirow[t]{2}{*}{Clamp Diode Leakage Current} & \multirow[t]{2}{*}{\(\mathrm{I}_{\mathrm{R}}\)} & MIC5841A \(\quad \mathrm{V}_{\mathrm{R}}=50 \mathrm{~V}\) & & 100 & \(\mu \mathrm{A}\) \\
\hline & & MIC5842A \(\quad V_{R}=80 \mathrm{~V}\) & & 100 & \\
\hline
\end{tabular}


\section*{Timing Conditions}
( \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) Logic Levels are \(\mathrm{V}_{\mathrm{DD}}\) and \(\mathrm{V}_{\mathrm{SS}}\) ) \(\quad \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}\)
A. Minimum Data Active Time Before Clock Pulse (Data Set-Up Time) ....................................................................... 75 ns
B. Minimum Data Active Time After Clock Pulse (Data Hold Time) .............................................................................. 75 ns
C. Minimum Data Pulse Width ...................................................................................................................................... 150 ns
D. Minimum Clock Pulse Width .................................................................................................................................... 150 ns
E. Minimum Time Between Clock Activation and Strobe ............................................................................................ 300 ns
F. Minimum Strobe Pulse Width...................................................................................................................................... 100 ns
G. Typical Time Between Strobe Activation and Output Transition ........................................................................... 500 ns

SERIAL DATA present at the input is transferred to the shift register on the logic "0" to logic "1" transition of the CLOCK input pulse. On succeeding CLOCK pulses, the registers shift data information towards the SERIAL DATA OUTPUT. The SERIAL DATA must appear at the input prior to the rising edge of the CLOCK input waveform.

Information present at any register is transferred to its respective latch when the STROBE is high (serial-to-parallel conversion). The latches will continue to accept new data as long as the STROBE is held high. Applications where the latches are bypassed (STROBE tied high) will require that the ENABLE input be high during serial data entry.

When the ENABLE input is high, all of the output buffers are disabled (OFF) without affecting information stored in the latches or shift register. With the ENABLE input low, the outputs are controlled by the state of the latches.

\section*{MIC5840 Family Truth Table}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Serial Data Input} & \multirow[b]{2}{*}{Clock Input} & \multicolumn{5}{|l|}{Shift Register Contents} & \multirow[t]{2}{*}{Serial Data Output} & \multirow[b]{2}{*}{Strobe Input} & \multicolumn{5}{|c|}{Latch Contents} & \multirow[b]{2}{*}{Output Enable} & \multicolumn{5}{|c|}{Output Contents} \\
\hline & & \(\mathrm{l}_{1}\) & \(\mathrm{I}_{2}\) & \(\mathrm{I}_{3}\) & ...... & \(\mathrm{l}_{8}\) & & & \(l_{1}\) & \(\mathrm{I}_{2}\) & \(\mathrm{I}_{3}\) & ...... & 18 & & \(\mathrm{l}_{1}\) & \(\mathrm{l}_{2}\) & \(\mathrm{I}_{3}\) & ...... & 18 \\
\hline H & - & H & \(\mathrm{R}_{1}\) & \(\mathrm{R}_{2}\) & ...... & \(\mathrm{R}_{7}\) & \(\mathrm{R}_{7}\) & & & & & & & & & & & & \\
\hline L & - & L & \(\mathrm{R}_{1}\) & \(\mathrm{R}_{2}\) & ...... & \(\mathrm{R}_{7}\) & \(\mathrm{R}_{7}\) & & & & & & & & & & & & \\
\hline X & L & \(\mathrm{R}_{1}\) & \(\mathrm{R}_{2}\) & \(\mathrm{R}_{3}\) & ...... & \(\mathrm{R}_{8}\) & \(\mathrm{R}_{8}\) & & & & & & & & & & & & \\
\hline & & X & X & X & \(\ldots\) & X & X & L & R & \(\mathrm{R}_{2}\) & \(\mathrm{R}_{3}\) & \(\ldots\) & R8 & & & & & & \\
\hline & & \(\mathrm{P}_{1}\) & \(\mathrm{P}_{2}\) & \(\mathrm{P}_{3}\) & \(\ldots\) & \(\mathrm{P}_{8}\) & \(\mathrm{P}_{8}\) & H & \(\mathrm{P}_{1}\) & \(\mathrm{P}_{2}\) & \(\mathrm{P}_{3}\) & ...... & \(\mathrm{P}_{8}\) & L & \(\mathrm{P}_{1}\) & \(\mathrm{P}_{2}\) & \(\mathrm{P}_{3}\) & \(\ldots\) & \(\mathrm{P}_{8}\) \\
\hline & & & & & & & & & X & X & X & ...... & X & H & H & H & H & ..... & H \\
\hline
\end{tabular}

\footnotetext{
L = Low Logic Level
}

H = High Logic Level
X = Irrelevant
\(\mathrm{P}=\) Present State
R = Previous State

\section*{Typical Output Driver}


\section*{Typical Input Circuits}


Maximum Allowable Duty Cycle (Plastic DIP)
\(\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}\)
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{\[
\begin{gathered}
\text { Number of Outputs ON } \\
\text { (IOUT }=200 \mathrm{~mA} \\
\mathrm{~V}_{\mathrm{DD}}=5.0 \mathrm{~V} \text { ) }
\end{gathered}
\]} & \multicolumn{5}{|r|}{Max. Allowable Duty Cycle at Ambient Temperature of} \\
\hline & \(25^{\circ} \mathrm{C}\) & \(40^{\circ} \mathrm{C}\) & \(50^{\circ} \mathrm{C}\) & \(60^{\circ} \mathrm{C}\) & \(70^{\circ} \mathrm{C}\) \\
\hline 8 & 85\% & 72\% & 64\% & 55\% & 46\% \\
\hline 7 & 97\% & 82\% & 73\% & 63\% & 53\% \\
\hline 6 & 100\% & 96\% & 85\% & 73\% & 62\% \\
\hline 5 & 100\% & 100\% & 100\% & 88\% & 75\% \\
\hline 4 & 100\% & 100\% & 100\% & 100\% & 93\% \\
\hline 3 & 100\% & 100\% & 100\% & 100\% & 100\% \\
\hline 2 & 100\% & 100\% & 100\% & 100\% & 100\% \\
\hline 1 & 100\% & 100\% & 100\% & 100\% & 100\% \\
\hline
\end{tabular}
\(V_{D D}=12 V\)
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow{2}{*}{\begin{tabular}{c} 
Number of Outputs ON \\
(Iout = 200mA \\
\(\mathbf{V}_{\mathbf{D D}}=\mathbf{1 2 V}\) )
\end{tabular}} & \multicolumn{5}{|c|}{ Max. Allowable Duty Cycle at Ambient Temperature of } \\
\cline { 2 - 6 } & \(\mathbf{2 5}{ }^{\circ} \mathbf{C}\) & \(\mathbf{4 0}{ }^{\circ} \mathbf{C}\) & \(\mathbf{5 0}{ }^{\circ} \mathbf{C}\) & \(\mathbf{6 0}{ }^{\circ} \mathbf{C}\) & \(\mathbf{7 0}{ }^{\circ} \mathbf{C}\) \\
\hline 8 & \(80 \%\) & \(68 \%\) & \(60 \%\) & \(52 \%\) & \(44 \%\) \\
\hline 7 & \(91 \%\) & \(77 \%\) & \(68 \%\) & \(59 \%\) & \(50 \%\) \\
\hline 6 & \(100 \%\) & \(90 \%\) & \(79 \%\) & \(69 \%\) & \(58 \%\) \\
\hline 5 & \(100 \%\) & \(100 \%\) & \(95 \%\) & \(82 \%\) & \(69 \%\) \\
\hline 4 & \(100 \%\) & \(100 \%\) & \(100 \%\) & \(100 \%\) & \(86 \%\) \\
\hline 3 & \(100 \%\) & \(100 \%\) & \(100 \%\) & \(100 \%\) & \(100 \%\) \\
\hline 2 & \(100 \%\) & \(100 \%\) & \(100 \%\) & \(100 \%\) & \(100 \%\) \\
\hline 1 & \(100 \%\) & \(100 \%\) & \(100 \%\) & \(100 \%\) & \(100 \%\) \\
\hline
\end{tabular}

\section*{Typical Applications}

Relay/Solenoid Driver MIC5842


MIC5841 Solenoid Driver with Output Enable


MIC5841 Hammer Driver


MIC5841 Level Shifting Lamp Driver with Darlington Emitters Tied to a Negative Supply

SERIAL DATA CLOCK


\section*{Typical Applications, Continued}

MIC5842 Negative/Positive Supply PIN Diode Driver Transmit/Receive Switch


\section*{General Description}

The MIC58P42 serial-input latched driver is a high-voltage ( 80 V ), high-current ( 500 mA ) integrated circuit comprised of eight CMOS data latches, a bipolar Darlington transistor driver for each latch, and CMOS control circuitry for the common STROBE, CLOCK, SERIAL DATA INPUT, and OUTPUT ENABLE functions. Similar to the MIC5842, additional protection circuitry supplied on this device includes thermal shutdown, under voltage lockout (UVLO), and overcurrent shutdown.

The bipolar/CMOS combination provides an extremely lowpower latch with maximum interface flexibility. The MIC58P42 has open-collector outputs capable of sinking 500 mA and integral diodes for inductive load transient suppression with a minimum output breakdown voltage rating of \(80 \mathrm{~V}(50 \mathrm{~V}\) sustaining). The drivers can be operated with a split supply, where the negative supply is down to -20 V and may be paralleled for higher load current capability.

With a 5V logic supply, the MIC58P42 will typically operate at better than 5 MHz . With a 12 V logic supply, significantly higher speeds are obtained. The CMOS inputs are compatible with standard CMOS, PMOS, and NMOS circuits. TTL circuits may require pull-up resistors. By using the serial data output, drivers may be cascaded for interface applications requiring additional drive lines.

Each of these eight outputs has an independent over current shutdown of 500 mA . Upon over-current detection, the affected channel will turn OFF until \(\mathrm{V}_{D D}\) is cycled or the ENABLE/RESET pin is pulsed high. Current pulses less than \(2 \mu \mathrm{~s}\) will not activate current shutdown. Temperatures above \(165^{\circ} \mathrm{C}\) will shut down the device. The UVLO circuit prevents operation at low \(\mathrm{V}_{D D}\); hysteresis of 0.5 V is provided. See the MIC59P60 for a similar device that additionally provides an error flag output.

\section*{Features}
- 3.3 MHz Minimum Data-Input Rate
- CMOS, PMOS, NMOS, and TTL Compatible
- Internal Pull-Up/Pull-Down Resistors
- Low Power CMOS Logic and Latches
- High Voltage (80V) Current-Sink Outputs
- Output Transient-Protection Diodes
- Single or Split Supply Operation
- Thermal Shutdown
- Under-Voltage Lockout
- Per-Output Over-Current Shutdown (500mA typical)

\section*{Ordering Information}
\begin{tabular}{|l|l|l|}
\hline Part Number & Temperature Range & Package \\
\hline MIC58P42AJ & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & 18 -Pin Ceramic DIP \\
\hline MIC58P42AJB \(\dagger\) & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & 18 -Pin Ceramic DIP \\
\hline MIC58P42BN & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & 18 -Pin Plastic DIP \\
\hline MIC58P42BV & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & 20 -Pin PLCC \\
\hline MIC58P42BWM & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & 18 -Pin Wide SOIC \\
\hline
\end{tabular}
\(\dagger\) AJB indicates units screened to MIL-STD 883, Method 5004, condition \(B\), and burned-in for 1 week.

Functional Diagram

\section*{Pin Configuration}
(Ceramic and Plastic DIP and SOIC)


\section*{PLCC Pin Configuration}


Typical Input Circuits

\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|l|}{Absolute Maximum Ratings (Note 1, 2) at \(25^{\circ} \mathrm{C}\) Free-Air Temperature and \(\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}\)} \\
\hline Output Voltage & 80V \\
\hline Output Voltage, \(\mathrm{V}_{\text {CE }}(\mathrm{SUS})(\) Note 1) & 50V \\
\hline Logic Supply Voltage Range, \(\mathrm{V}_{\text {D }}\) & 4.5 V to 15 V \\
\hline \(\mathrm{V}_{\mathrm{DD}}\) with Reference to \(\mathrm{V}_{\mathrm{EE}}\) & 25 V \\
\hline Emitter Supply Voltage (Substrate), \(\mathrm{V}_{\mathrm{EE}}\) & -20V \\
\hline Input Voltage Range, VIN & -0.3 V to \(\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}\) \\
\hline Package Power Dissipation, PD & \\
\hline MIC58P42BN & 1.82W \\
\hline Derate above \(\mathrm{T}_{\text {A }}=+25^{\circ} \mathrm{C}\) & \(18 \mathrm{~mW} /{ }^{\circ} \mathrm{C}\) \\
\hline MIC58P42AJ/AJB & 1.6W \\
\hline Derate above \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) & \(16 \mathrm{~mW} /{ }^{\circ} \mathrm{C}\) \\
\hline MIC58P42BV & 1.4 W \\
\hline Derate above \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) & \(14 \mathrm{~mW} /{ }^{\circ} \mathrm{C}\) \\
\hline MIC58P42BWM & 1.2 W \\
\hline Derate above \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) & \(12 \mathrm{~mW} /{ }^{\circ} \mathrm{C}\) \\
\hline Operating Temperature Range, \(\mathrm{T}_{\mathrm{A}}\) & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) \\
\hline Storage Temperature Range, \(\mathrm{T}_{\text {S }}\) & \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) \\
\hline \multicolumn{2}{|l|}{Note 1:For Inductive load applications.} \\
\hline Note 2: CMOS devices have input-static prote damage when exposed to extremely charges. & ion but are susceptible to h static electrical \\
\hline
\end{tabular}

Typical Output Driver


\section*{Pin Description}
\begin{tabular}{|l|l|l|}
\hline \begin{tabular}{l} 
Pin \\
(DIP \& S.O.)
\end{tabular} & Name & Description \\
\hline 1,9 & V \(_{\text {EE }}\) & Substrate. Most Negative voltage in the system connects here. \\
\hline 2 & CLOCK & Serial Data Clock. A CLEAR input must also be clocked into the latches. \\
\hline 3 & SERIAL DATA IN & Serial Data Input pin. \\
\hline 4 & V \(_{\text {SS }}\) & Logic reference (Ground) pin. \\
\hline 5 & V \(_{\text {DD }}\) & Logic Positive Supply voltage. \\
\hline 6 & SERIAL DATA OUT & Serial Data Output pin. (Flow-through). \\
\hline 7 & STROBE & Output Strobe pin. Loads output latches when high. Strobe is needed to clear latch. \\
\hline 8 & \(\overline{\text { OUTPUT }}\) ENABLE/RESET & When Low, Outputs are active. When High, device is reset from a fault condition. \\
\hline 10 & K & Transient suppression diode's cathode common pin. \\
\hline \(11-18\) & OUTPUT N & Open Collector outputs 8 through 1. \\
\hline
\end{tabular}

Electrical Characteristics at \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=\mathrm{V}_{\mathrm{EE}}=0 \mathrm{~V}\) (unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline & & & \multicolumn{3}{|c|}{Limits} & \\
\hline Characteristic & Symbol & Test Conditions & Min. & Typ. & Max. & Unit \\
\hline \multirow[t]{2}{*}{Output Leakage Current} & \(\mathrm{I}_{\text {CEX }}\) & \(\mathrm{V}_{\text {OUT }}=80 \mathrm{~V}\) & & & 50 & \(\mu \mathrm{A}\) \\
\hline & & \(\mathrm{V}_{\text {OUT }}=80 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}\) & & & 100 & \\
\hline Collector-Emitter Saturation Voltage & \(\mathrm{V}_{\text {CE(SAT }}\) & \[
\begin{aligned}
& \mathrm{I}_{\text {OUT }}=100 \mathrm{~mA} \\
& \mathrm{I}_{\text {OUT }}=200 \mathrm{~mA} \\
& \mathrm{I}_{\text {OUT }}=350 \mathrm{~mA}
\end{aligned}
\] & & \[
\begin{aligned}
& 0.9 \\
& 1.1 \\
& 1.3
\end{aligned}
\] & \[
\begin{aligned}
& 1.1 \\
& 1.3 \\
& 1.6
\end{aligned}
\] & V \\
\hline Collector-Emitter Sustaining Voltage & \(\mathrm{V}_{\text {CE(SUS }}\) & \(\mathrm{I}_{\text {OUT }}=350 \mathrm{~mA}, \mathrm{~L}=2 \mathrm{mH}\) & 50 & & & V \\
\hline \multirow[t]{2}{*}{Input Voltage} & \(\mathrm{V}_{\mathrm{IN}(0)}\) & & & & 1.0 & V \\
\hline & \(\mathrm{V}_{\mathrm{IN}(1)}\) & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V} \\
& \mathrm{~V}_{\mathrm{DD}}=10 \mathrm{~V} \\
& \mathrm{~V}_{\mathrm{DD}}=5.0 \mathrm{~V}, \text { Note } 1
\end{aligned}
\] & & \[
\begin{gathered}
\hline 10.5 \\
8.5 \\
3.5
\end{gathered}
\] & & \\
\hline Input Resistance & \(\mathrm{R}_{\text {IN }}\) & \[
\begin{aligned}
& \hline V_{D D}=12 \mathrm{~V} \\
& V_{D D}=10 \mathrm{~V} \\
& V_{D D}=5.0 \mathrm{~V} \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& 50 \\
& 50 \\
& 50
\end{aligned}
\] & \[
\begin{aligned}
& 200 \\
& 300 \\
& 600
\end{aligned}
\] & & k \(\Omega\) \\
\hline \multirow[t]{3}{*}{Supply Current} & \(\mathrm{I}_{\mathrm{DD}(\mathrm{ON})}\) & \begin{tabular}{l}
All Drivers ON, \(\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}\) \\
All Drivers ON, \(\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}\) \\
All Drivers ON, V \(\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}\)
\end{tabular} & & \[
\begin{aligned}
& 6.4 \\
& 6.0 \\
& 4.6
\end{aligned}
\] & \[
\begin{gathered}
10.0 \\
9.0 \\
7.5 \\
\hline
\end{gathered}
\] & mA \\
\hline & \(\mathrm{I}_{\mathrm{DD}(1 \mathrm{ON})}\) & One Driver ON, All others OFF, \(\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}\) One Driver ON, All others OFF, \(\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}\) One Driver ON, All others OFF, \(\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}\) & & \[
\begin{aligned}
& 3.1 \\
& 2.9 \\
& 2.3
\end{aligned}
\] & \[
\begin{aligned}
& 4.5 \\
& 4.5 \\
& 3.6
\end{aligned}
\] & \\
\hline & \(\mathrm{I}_{\mathrm{DD} \text { (OFF) }}\) & \begin{tabular}{l}
All Drivers OFF, \(\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}\) \\
All Drivers OFF, \(\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}\) \\
All Drivers OFF, \(\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}\)
\end{tabular} & & \[
\begin{aligned}
& \hline 2.6 \\
& 2.4 \\
& 1.9
\end{aligned}
\] & \[
\begin{aligned}
& 4.2 \\
& 3.6 \\
& 3.0
\end{aligned}
\] & \\
\hline \begin{tabular}{l}
Clamp Diode \\
Leakage Current
\end{tabular} & \(\mathrm{I}_{\mathrm{R}}\) & \(\mathrm{V}_{\mathrm{R}}=80 \mathrm{~V}\) & & & 50 & \(\mu \mathrm{A}\) \\
\hline Clamp Diode Forward Voltage & \(\mathrm{V}_{\mathrm{F}}\) & \(\mathrm{I}_{\mathrm{F}}=350 \mathrm{~mA}\) & & 1.7 & 2.0 & V \\
\hline Output Current Shutdown Threshold & \(\mathrm{I}_{\text {LIM }}\) & & & 500 & & mA \\
\hline Start Up Voltage & \(\mathrm{V}_{\mathrm{SU}}\) & Note 2 & 3.5 & 4.0 & 4.5 & V \\
\hline Minimum Supply ( \(\mathrm{V}_{\mathrm{DD}}\) ) & \(\mathrm{V}_{\text {DD MIN }}\) & & 3.0 & 3.5 & 4.0 & V \\
\hline Thermal Shutdown & & & & 165 & & \({ }^{\circ} \mathrm{C}\) \\
\hline Thermal Shutdown Hysteresis & & & & 10 & & \({ }^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

Note 1: Operation of these devices with standard TTL or DTL may require the use of appropriate pull-up resistors to insure a minimum logic "1".
Note 2: Undervoltage Lockout is guaranteed to release device at no more than 4.5 V , and disable the device at no less than 3.0 V .


\section*{Timing Conditions}
\(\left(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right.\), Logic Levels are \(\mathrm{V}_{\mathrm{DD}}\) and \(\left.\mathrm{V}_{\mathrm{SS}}\right), \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}\)
A. Typical Data Active Time Before Clock Pulse (Data Set-Up Time) .......................................................................... 75 ns
B. Minimum Data Active Time After Clock Pulse (Data Hold Time) .............................................................................. 75 ns
C. Minimum Data Pulse Width .................................................................................................................................... 150 ns
D. Minimum Clock Pulse Width ........................................................................................................................................ 150 ns
E. Minimum Time Between Clock Activation and Strobe .............................................................................................. 300 ns
F. Minimum Strobe Pulse Width ..................................................................................................................................... 100 ns
G. Typical Time Between Strobe Activation and Output Transition ............................................................................. 500 ns

SERIAL DATA present at the input is transferred to the shift register on the logic "0" to logic " 1 " transition of the CLOCK input pulse. On succeeding CLOCK pulses, the registers shift data information towards the SERIAL DATA OUTPUT. The SERIAL DATA must appear at the input prior to the rising edge of the CLOCK input waveform.

Information present at any register is transferred to its respective latch when the STROBE is high (serial-to-parallel conversion). The latches will continue to accept new data as long as the STROBE is held high. Applications where the latches are bypassed (STROBE tied high) will require that the ENABLE input be high to prevent invalid output states.

When the ENABLE input is high, all of the output buffers are disabled (OFF) without affecting information stored in the latches or shift register. With the ENABLE input low, the outputs are controlled by the state of the latches. A positive OUTPUTENABLE/ RESET pulse resets the output after a current shutdown fault. Thermal limit faults are not latched and require no reset pulse.

\section*{MIC58P42 Truth Table}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Serial Data Input} & \multirow[b]{2}{*}{Clock Input} & \multicolumn{4}{|l|}{Shift Register Contents} & \multirow[t]{2}{*}{Serial Data Output} & \multirow[b]{2}{*}{Strobe Input} & \multicolumn{5}{|c|}{Latch Contents} & \multirow[b]{2}{*}{Output Enable} & \multicolumn{4}{|l|}{Output Contents} \\
\hline & & \(\mathrm{I}_{1}\) & \(\mathrm{I}_{2}\) & \(\mathrm{I}_{3} \ldots \ldots\) & 18 & & & \(\mathrm{I}_{1}\) & \(\mathrm{I}_{2}\) & \(\mathrm{I}_{3}\) & ... & 18 & & \(\mathrm{I}_{1}\) & \(\mathrm{I}_{2}\) & \(\mathrm{I}_{3}\) & \(\ldots . .18\) \\
\hline H & - & H & \(\mathrm{R}_{1}\) & \(\mathrm{R}_{2} \ldots \ldots\) & \(\mathrm{R}_{7}\) & \(\mathrm{R}_{7}\) & & & & & & & & & & & \\
\hline L & \(\checkmark\) & L & \(\mathrm{R}_{1}\) & \(\mathrm{R}_{2} \ldots \ldots\) & \(\mathrm{R}_{7}\) & \(\mathrm{R}_{7}\) & & & & & & & & & & & \\
\hline X & L & R1 & R2 & \(\mathrm{R}_{3} \ldots \ldots\) & \(\mathrm{R}_{8}\) & \(\mathrm{R}_{8}\) & & & & & & & & & & & \\
\hline & - & O & 0 & O ...... & O & L & & & & & & & & & & & \\
\hline & & X & X & X \(\ldots \ldots\). & X & X & L & \(\mathrm{R}_{1}\) & \(\mathrm{R}_{2}\) & \(\mathrm{R}_{3}\) & \(\ldots\) & \(\mathrm{R}_{8}\) & & & & & \\
\hline & & \(\mathrm{P}_{1}\) & \(\mathrm{P}_{2}\) & \(P_{3} \ldots \ldots\) & \(\mathrm{P}_{8}\) & \(\mathrm{P}_{8}\) & H & \(\mathrm{P}_{1}\) & \(\mathrm{P}_{2}\) & \(\mathrm{P}_{3}\) & ...... & \(\mathrm{P}_{8}\) & L & \(\mathrm{P}_{1}\) & \(\mathrm{P}_{2}\) & \(\mathrm{P}_{3}\) & \(\ldots . . \mathrm{P}_{8}\) \\
\hline & & & & & & & & X & X & X & ...... & X & H & H & H & H & \(\ldots . . . \mathrm{H}\) \\
\hline
\end{tabular}

\footnotetext{
L = Low Logic Level
H = High Logic Level
\(\mathrm{X}=\) Irrelevant
\(\mathrm{P}=\) Present State
R = Previous State
O = Output OFF
}

\section*{Typical Characteristic Curves}

Output Saturation
Voltage vs. Temperature


Output Delay vs. Supply Voltage


Supply Current
vs. Temperature


Supply Current vs. Temperature


Current Shutdown Threshold vs. Temperature


Current Shutdown Delay vs. Output Current


Maximum Allowable Duty Cycle, Plastic DIP
\(\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}\)
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow{2}{*}{\begin{tabular}{c} 
Number of Outputs ON \\
(lout = 200mA \\
V
\end{tabular}} & \multicolumn{5}{|c|}{ Max. Allowable Duty Cycle at Ambient Temperature of: }
\end{tabular}
\(V_{D D}=12 V\)
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow{2}{*}{\begin{tabular}{c} 
Number of Outputs ON \\
(IOUT = 200mA \\
VDD = 12V)
\end{tabular}} & \multicolumn{5}{|c|}{ Max. Allowable Duty Cycle at Ambient Temperature of: } \\
\cline { 2 - 6 } & \(\mathbf{2 5}{ }^{\circ} \mathbf{C}\) & \(\mathbf{4 0}{ }^{\circ} \mathbf{C}\) & \(\mathbf{5 0}{ }^{\circ} \mathbf{C}\) & \(\mathbf{6 0}{ }^{\circ} \mathbf{C}\) & \(\mathbf{7 0}^{\circ} \mathbf{C}\) \\
\hline 8 & \(80 \%\) & \(68 \%\) & \(60 \%\) & \(52 \%\) & \(44 \%\) \\
\hline 7 & \(91 \%\) & \(77 \%\) & \(68 \%\) & \(59 \%\) & \(50 \%\) \\
\hline 6 & \(100 \%\) & \(90 \%\) & \(79 \%\) & \(69 \%\) & \(58 \%\) \\
\hline 5 & \(100 \%\) & \(100 \%\) & \(95 \%\) & \(82 \%\) & \(69 \%\) \\
\hline 4 & \(100 \%\) & \(100 \%\) & \(100 \%\) & \(100 \%\) & \(86 \%\) \\
\hline 3 & \(100 \%\) & \(100 \%\) & \(100 \%\) & \(100 \%\) & \(100 \%\) \\
\hline 2 & \(100 \%\) & \(100 \%\) & \(100 \%\) & \(100 \%\) & \(100 \%\) \\
\hline 1 & \(100 \%\) & \(100 \%\) & \(100 \%\) & \(100 \%\) & \(100 \%\) \\
\hline
\end{tabular}

\section*{8-Bit Serial-Input Latched Source Driver}

\section*{Preliminary Information}

\section*{General Description}

The MIC5891 latched driver is a high-voltage, high current integrated circuits comprised of eight CMOS data latches, CMOS control circuitry for the common STROBE and OUTPUT ENABLE, and bipolar Darlington transistor drivers for each latch.

Bipolar/MOS construction provides extremely low power latches with maximum interface flexibility.
The MIC5891 will typically operate at better than 5 MHz with a 5 V logic supply.

The CMOS inputs are compatible with standard CMOS, PMOS and NMOS logic levels. TTL circuits may be used with appropriate pull-up resistors to ensure a proper logic-high input.
A CMOS serial data output allows additional drivers to be cascaded when more than 8 bits are required.

The MIC5891 has open-emitter outputs with suppression diodes for protection against inductive load transients. The output transistors are capable of sourcing 500 mA and will sustain at least 35 V in the ON state.

Simultaneous operation of all drivers at maximum rated current requires a reduction in duty cycle due to package power limitations. Outputs may be paralleled for higher load current capability.

The MIC5891 is available in a 16 -pin plastic DIP package ( N ), and 16 -pin wide SOIC package (WM).

\section*{Features}
- High-Voltage, High-Current Outputs
- Output Transient Protection Diodes
- CMOS, PMOS, NMOS, TTL Compatible Inputs
- 10 MHz Minimum Data Input Rate
- Low-Power CMOS Latches

\section*{Applications}
- Alphanumeric and Bar Graph Displays
- LED and Incandescent Displays
- Relay and Solenoid Drivers
- Other High Power Loads

\section*{Ordering Information}
\begin{tabular}{|l|c|c|}
\hline Part Number & Temperature Range & Package \\
\hline MIC5891BN & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & 16 -Pin Plastic DIP \\
\hline MIC5891BWM & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & 16 -pin Wide SOIC \\
\hline
\end{tabular}

\section*{Pin Configurations}



MIC5891

\section*{Typical Circuits}


Typical Input Circuit


Typical Output Circuit


Absolute Maximum Ratings: (Notes 1, 2)
at \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\)
Output Voltage, \(\mathrm{V}_{\text {OUT }}\)
50V
Logic Supply Voltage Range, \(\mathrm{V}_{\mathrm{DD}}\)
4.5 V to 15 V

Load Supply Voltage Range, \(\mathrm{V}_{\mathrm{BB}}\) Input Voltage Range, \(\mathrm{V}_{\mathrm{IN}}\) -0.3 V to \(\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}\)
Continuous Collector Current, \(\mathrm{I}_{\mathrm{C}}\)
Package Power Dissipation
See graph
Operating Temperature Range, \(\mathrm{T}_{\mathrm{A}} \quad-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)
Storage Temperature Range, \(T_{S} \quad-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)

Note 1: Derate at the rate of \(20 \mathrm{~mW} /{ }^{\circ} \mathrm{C}\) above \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\)
Note 2: Micrel CMOS devices have input-static protection but are susceptible to damage when exposed to extremely high static electrical charges

\section*{Allowable Duty Cycles}
\begin{tabular}{|c|c|c|c|}
\hline \multirow{2}{*}{\begin{tabular}{c} 
Number of \\
Outputs ON at \\
\(\mathbf{I}_{\text {Out }}=-\mathbf{2 0 0} \mathbf{~ m A}\)
\end{tabular}} & \multicolumn{3}{|c|}{\begin{tabular}{c} 
Max. Allowable Duty Cycles \\
at \(\mathrm{T}_{\mathrm{A}}\) of:
\end{tabular}} \\
\hline 8 & \(\mathbf{5 0}{ }^{\circ} \mathrm{C}\) & \(\mathbf{6 0}{ }^{\circ} \mathrm{C}\) & \(\mathbf{7 0}^{\circ} \mathbf{C}\) \\
\hline 8 & \(53 \%\) & \(47 \%\) & \(41 \%\) \\
\hline 7 & \(60 \%\) & \(54 \%\) & \(48 \%\) \\
\hline 6 & \(70 \%\) & \(64 \%\) & \(56 \%\) \\
\hline 5 & \(83 \%\) & \(75 \%\) & \(67 \%\) \\
\hline 4 & \(100 \%\) & \(94 \%\) & \(84 \%\) \\
\hline 3 & \(100 \%\) & \(100 \%\) & \(100 \%\) \\
\hline 2 & \(100 \%\) & \(100 \%\) & \(100 \%\) \\
\hline 1 & \(100 \%\) & \(100 \%\) & \(100 \%\) \\
\hline
\end{tabular}

Electrical Characteristics: at \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{BB}}=50 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=5 \mathrm{~V}\) to 12 V (unless otherwise noted).
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multirow[b]{2}{*}{\(\mathrm{V}_{\text {BB }}\)} & \multirow[b]{2}{*}{Test Conditions} & \multicolumn{3}{|c|}{Limits} \\
\hline & & & & Min. & Max. & Units \\
\hline \multirow[t]{2}{*}{Output Leakage Current} & \multirow[t]{2}{*}{\(\mathrm{I}_{\text {CEX }}\)} & \multirow[t]{2}{*}{50 V} & \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) & & -50 & \(\mu \mathrm{A}\) \\
\hline & & & \(\mathrm{T}_{\mathrm{A}}=+85^{\circ} \mathrm{C}\) & & -100 & \(\mu \mathrm{A}\) \\
\hline \multirow[t]{3}{*}{Output Saturation Voltage} & \multirow[t]{3}{*}{\(\mathrm{V}_{\text {CE(SAT) }}\)} & \multirow[t]{3}{*}{50 V} & \(\mathrm{I}_{\text {OUT }}=-100 \mathrm{~mA}, \mathrm{~T}_{\mathrm{A}}=+85^{\circ} \mathrm{C}\) & & 1.8 & V \\
\hline & & & \(\mathrm{I}_{\text {OUT }}=-225 \mathrm{~mA}, \mathrm{~T}_{\mathrm{A}}=+85^{\circ} \mathrm{C}\) & & 1.9 & V \\
\hline & & & \(\mathrm{I}_{\text {OUT }}=-350 \mathrm{~mA}, \mathrm{~T}_{\mathrm{A}}=+85^{\circ} \mathrm{C}\) & & 2.0 & V \\
\hline Output Sustaining Voltage & \(\mathrm{V}_{\text {CE(SUS }}\) & 50 V & \(\mathrm{I}_{\text {OUT }}=-350 \mathrm{~mA}, \mathrm{~L}=2 \mathrm{mH}\) & 35 & & V \\
\hline \multirow[t]{3}{*}{Input Voltage} & \multirow[t]{3}{*}{\[
\begin{aligned}
& \mathrm{V}_{\operatorname{IN}(1)} \\
& \mathrm{V}_{\mathrm{IN}(0)} \\
& \hline
\end{aligned}
\]} & \multirow[t]{3}{*}{\[
\begin{aligned}
& 50 \mathrm{~V} \\
& 50 \mathrm{~V} \\
& \hline
\end{aligned}
\]} & \(\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}\) & 3.5 & \(\mathrm{V}_{\mathrm{DD}}+0.3\) & V \\
\hline & & & \(\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}\) & 10.5 & \(\mathrm{V}_{\mathrm{DD}}+0.3\) & V \\
\hline & & & \(\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}\) to 12 V & \(\mathrm{V}_{\text {SS }}{ }^{-0.3}\) & 0.8 & V \\
\hline \multirow[t]{2}{*}{Input Current} & \multirow[t]{2}{*}{\({ }^{\operatorname{IN}(1)}\)} & \multirow[t]{2}{*}{50 V} & \(\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\text {IN }}=5.0 \mathrm{~V}\) & & 50 & \(\mu \mathrm{A}\) \\
\hline & & & \(\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}\) & & 240 & \(\mu \mathrm{A}\) \\
\hline \multirow[t]{2}{*}{Input Impedance} & \multirow[t]{2}{*}{\(\mathrm{Z}_{\text {IN }}\)} & \multirow[t]{2}{*}{50 V} & \(\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}\) & 100 & & \(\mathrm{k} \Omega\) \\
\hline & & & \(\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}\) & 50 & & \(\mathrm{k} \Omega\) \\
\hline Maximum Clock Frequency & \(\mathrm{f}_{\mathrm{c}}\) & 50 V & & 10 & & MHz \\
\hline \multirow[t]{2}{*}{Serial Data Output Resistance} & \multirow[t]{2}{*}{\(\mathrm{R}_{\text {OUT }}\)} & \multirow[t]{2}{*}{50 V} & \(\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}\) & & 20 & \(\mathrm{k} \Omega\) \\
\hline & & & \(\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}\) & & 6.0 & \(\mathrm{k} \Omega\) \\
\hline Turn-ON Delay & \(\mathrm{t}_{\text {PLH }}\) & 50 V & Output Enable to Output, \(\mathrm{I}_{\text {Out }}=-350 \mathrm{~mA}\) & & 2.0 & \(\mu \mathrm{s}\) \\
\hline Turn-OFF Delay & \(\mathrm{t}_{\text {PHL }}\) & 50 V & Output Enable to Output, \(\mathrm{I}_{\text {OUT }}=-350 \mathrm{~mA}\) & & 10 & \(\mu \mathrm{s}\) \\
\hline \multirow[t]{6}{*}{Supply Current} & \multirow[t]{2}{*}{\({ }^{\text {BB }}\)} & \multirow[t]{2}{*}{50 V} & All outputs ON, All outputs open & & 10 & mA \\
\hline & & & All outputs OFF & & 200 & \(\mu \mathrm{A}\) \\
\hline & \multirow[t]{4}{*}{\({ }^{\text {DD }}\)} & \multirow[t]{4}{*}{50 V} & \(\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}\), All outputs OFF, Inputs \(=0 \mathrm{~V}\) & & 100 & \(\mu \mathrm{A}\) \\
\hline & & & \(\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}\), All outputs OFF, Inputs \(=0 \mathrm{~V}\) & & 200 & \(\mu \mathrm{A}\) \\
\hline & & & \(\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}\), One output ON, All Inputs \(=0 \mathrm{~V}\) & & 1.0 & mA \\
\hline & & & \(\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}\), One output ON, All Inputs \(=0 \mathrm{~V}\) & & 3.0 & mA \\
\hline \multirow[t]{2}{*}{Diode Leakage Current} & \multirow[t]{2}{*}{\({ }^{\prime} \mathrm{H}\)} & \multirow[t]{2}{*}{Max} & \(\mathrm{T}_{\text {A }}=+25^{\circ} \mathrm{C}\) & & 50 & \(\mu \mathrm{A}\) \\
\hline & & & \(\mathrm{T}_{\mathrm{A}}=+85^{\circ} \mathrm{C}\) & & 100 & \(\mu \mathrm{A}\) \\
\hline Diode Forward Voltage & \(\mathrm{V}_{\mathrm{F}}\) & Open & \(\mathrm{I}_{\mathrm{F}}=350 \mathrm{~mA}\) & & 2.0 & V \\
\hline
\end{tabular}

NOTE 1: Positive (negative) current is defined as going into (coming out of) the specified device pin.
NOTE 2: Operation of these devices with standard TTL may require the use of appropriate pull-up resistors.

\section*{Timing Conditions}


\section*{( \(\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}\), Logic Levels are \(\mathrm{V}_{\mathrm{DD}}\) and Ground)}
A. Minimum data active time before clock pulse (data set-up time) ..................................................................... 75 ns
B. Minimum data active time after clock pulse (data hold time) ...........................................................................75ns
C. Minimum data pulse width ............................................................................................................................ 150ns
D. Minimum clock pulse width .............................................................................................................................150ns
E. Minimum time between clock activation and strobe ......................................................................................300ns
F. Minimum strobe pulse width ......................................................................................................................... 100ns
G. Typical time between strobe activation and output transition .........................................................................1.0 1 s
H. Turn-OFF Delay see Electrical Characteristics
I Turn-ON Delay see Electrical Characteristics

Serial data present at the input is transferred into the shift register on the rising edge of the CLOCK input pulse. Additional CLOCK pulses shift data information towards the SERIAL DATA OUTPUT. The serial data must appear at the input prior to the rising edge of the CLOCK input waveform.

The 8 bits present in the shift register are transferred to the respective latches when the STROBE is high (serial-toparallel conversion). The latches will continue to accept new
data as long as the STROBE is held high. Most applications where the latching feature is not used (STROBE tied high) require the OUTPUT ENABLE input to be high during serial data entry.
Outputs are active (controlled by the latch state) when the OUTPUT ENABLE is low. All Outputs are low (disabled) when the OUTPUT ENABLE is high. OUTPUT ENABLE does not affect the data in the shift register or latch.

\section*{Truth Table}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Serial Data Input} & \multirow[b]{2}{*}{Clock Input} & \multicolumn{5}{|l|}{Shift Register Contents} & \multirow[t]{2}{*}{Serial Data Output} & \multirow[b]{2}{*}{Strobe Input} & \multicolumn{6}{|c|}{Latch Contents} & \multirow[b]{2}{*}{Output Enable} & \multicolumn{5}{|c|}{Output Content} \\
\hline & & \(\mathrm{I}_{1}\) & \(\begin{array}{ll}\mathrm{I}_{2} & \mathrm{I}_{3}\end{array}\) & ... & \(\mathrm{I}_{\mathrm{N}-1}\) & \(\mathrm{I}_{\mathrm{N}}\) & & & \(\mathrm{I}_{1}\) & \(\mathrm{I}_{2}\) & \(\mathrm{I}_{3}\) & ... & \(\mathrm{I}_{\mathrm{N}-1}\) & \(\mathrm{I}^{1}\) & & \(\mathrm{I}_{1}\) & \(\mathrm{I}_{2}\) & \(\mathrm{I}_{3} \ldots\) & \(\mathrm{I}_{\mathrm{N}-1}\) & \(\mathrm{I}_{\mathrm{n}}\) \\
\hline H & - & H & \(\mathrm{R}_{1} \mathrm{R}_{2}\) & \(\ldots\) & \(\mathrm{R}_{\mathrm{N}-2}\) & \(\mathrm{R}_{\mathrm{N}-1}\) & \(\mathrm{R}_{\mathrm{N}-1}\) & & & & & & & & & & & & & \\
\hline L & - & L & \(\mathrm{R}_{1} \quad \mathrm{R}_{2}\) & \(\ldots\) & \(\mathrm{R}_{\mathrm{N}-2}\) & \(\mathrm{R}_{\mathrm{N}-1}\) & \(\mathrm{R}_{\mathrm{N}-1}\) & & & & & & & & & & & & & \\
\hline X & ட & R & \(\mathrm{R}_{2} \quad \mathrm{R}_{3}\) & \(\ldots\) & \(\mathrm{R}_{\mathrm{N}-1}\) & \(\mathrm{R}_{\mathrm{N}}\) & \(\mathrm{R}_{\mathrm{N}}\) & & & & & & & & & & & & & \\
\hline & & X & X X & \(\ldots\) & X & & X & L & & \(\mathrm{R}_{2}\) & \({ }_{3}\) & ... & \(\mathrm{R}_{\mathrm{N}-1}\) & & & & & & & \\
\hline & & & \(\mathrm{P}_{2} \mathrm{P}_{3}\) & \(\ldots\) & \(\mathrm{P}_{\mathrm{N}-1}\) & & \(\mathrm{P}_{\mathrm{N}}\) & H & \(\mathrm{P}_{1}\) & \(\mathrm{P}_{2}\) & \(\mathrm{P}_{3}\) & \(\ldots\) & \(\mathrm{P}_{\mathrm{N}-1}\) & & L & \(\mathrm{P}_{1}\) & \(\mathrm{P}_{2}\) & \(\mathrm{P}_{3} \ldots\) & \(\mathrm{P}_{\mathrm{N}-1}\) & \\
\hline & & & & & & & & & X & X & X & ... & X & X & H & L & L & L ... & L & L \\
\hline
\end{tabular}

L = Low Logic Level
\(\mathrm{H}=\) High Logic Level
\(\mathrm{X}=\) Irrelevant
\(\mathrm{P}=\) Present State
R = Previous State

\author{
8-Bit Parallel-Input Protected Latched Driver
}

\section*{General Description}

The MIC59P50 parallel-input latched driver is a high-voltage ( 80 V ), high-current ( 500 mA ) integrated circuit comprised of eight CMOS data latches, a bipolar Darlington transistor driver for each latch, and CMOS control circuitry for the common CLEAR, STROBE, and OUTPUT ENABLE functions. Similar to the MIC5801, additional protection circuitry supplied on this device includes thermal shutdown, under voltage lockout (UVLO), and over-current shutdown.
The bipolar/MOS combination provides an extremely lowpower latch with maximum interface flexibility. The MIC59P50 has open-collector outputs capable of sinking 500 mA and integral diodes for inductive load transient suppression with a minimum output breakdown voltage rating of 80 V above \(\mathrm{V}_{\text {EE }}\) ( 50 V sustaining). The drivers can be operated with a split supply, where the negative supply is down to -20 V and may be paralleled for higher load current capability.

With a 5V logic supply, the MIC59P50 will typically operate at better than 5 MHz . With a 12 V logic supply, significantly higher speeds are obtained. The CMOS inputs are compatible with standard CMOS, PMOS, and NMOS circuits. TTL circuits may require pull-up resistors.
Each of these eight outputs has an independent over-current shutdown at 500 mA . Upon current shutdown, the affected channel will turn OFF and the flag will go low until \(V_{D D}\) is cycled or the ENABLE/RESET pin is pulsed high. Current pulses less than \(2 \mu\) s will not activate over-current shutdown. Temperatures above \(165^{\circ} \mathrm{C}\) will shut down the device and activate the open collector FLAG output at pin 1. The UVLO circuit disables the outputs at low \(\mathrm{V}_{\mathrm{DD}}\); hysteresis of 0.5 V is provided.

\section*{Features}
- 4.4 MHz Minimum Data Input Rate
- High-Voltage, High-Current Outputs
- Per-Output Over-Current Shutdown (500mA Typical)
- Undervoltage Lockout
- Thermal Shutdown
- Output Fault Flag
- Output Transient Protection Diodes
- CMOS, PMOS, NMOS, and TTL Compatible Inputs
- Internal Pull-Down Resistors
- Low-Power CMOS Latches
- Single or Split Supply Operation

\section*{Ordering Information}
\begin{tabular}{|l|l|l|}
\hline Part Number & Temperature Range & Package \\
\hline MIC59P50AJ & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & 24 -Pin Ceramic DIP* \\
\hline MIC59P50AJB & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & 24 -Pin Ceramic DIP* \\
\hline MIC59P50BN & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & 24 -Pin Plastic DIP* \\
\hline MIC59P50BV & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & 28 -Pin PLCC \\
\hline MIC59P50BWM & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & 24 -Pin Wide SOIC \\
\hline
\end{tabular}
* 300-mil "skinny-DIP"
\(\dagger\) AJB indicates units screened to MIL-STD 883, Method 5004, condition B, and burned-in for 1-week.

\section*{Functional Diagram}


\section*{Pin Configuration}
(Ceramic and Plastic DIP and SOIC)

Absolute Maximum Ratings: (Note 1)
at \(+25^{\circ} \mathrm{C}\) Free-Air Temperature
Output Voltage, \(\mathrm{V}_{\mathrm{CE}}\) 80V
Supply Voltage, \(\mathrm{V}_{\mathrm{DD}}\) 15 V
\(V_{D D}-V_{E E}\) 25 V
Input Voltage Range, \(\mathrm{V}_{\mathrm{IN}} \quad-0.3 \mathrm{~V}\) to \(\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}\)
Continuous Collector Current, Ic
Package Power Dissipation
MIC59P50BN
Derate above \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\)
MIC59P50AJ
Derate above \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\)
MIC59P50BV
Derate above \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\)
MIC59P50BWM \({ }^{\text {A }}\)
Derate above \(T_{A}=+25^{\circ} \mathrm{C}\)
Operating Temperature Range, \(\mathrm{T}_{\mathrm{A}}\)
Storage Temperature Range, Ts
Note 1: Micrel CMOS devices have input-static protection but are susceptible to damage when exposed to extremely high static electrical charges.

\section*{PLCC Pin Configuration}


Allowable Output Current As A Function of Duty Cycle mic59P50BN


\section*{Pin Description}
\begin{tabular}{|c|c|l|}
\hline Pin & Name & Description \\
\hline 1 & FLAG & \begin{tabular}{l} 
Error Flag. Open Collector Output is Low upon Overcurrent Fault or \\
Overtemperature Fault. OUTPUT ENABLE/RESET must be pulled high to \\
reset the flag and fault condition.
\end{tabular} \\
\hline 2 & CLEAR & Sets All Latches OFF (open). \\
\hline 3 & STROBE & Input Strobe Pin. Loads output latches when High. \\
\hline \(4-11\) & INPUT & Parallel Inputs, 1 through 8 \\
\hline 12 & \(V_{\text {EE }}\) & \begin{tabular}{l} 
Output Ground (Substrate). Most negative voltage in the system connects \\
here.
\end{tabular} \\
\hline 13 & COMMON & Transient suppression diodes cathode common pin. \\
\hline \(14-21\) & OUTPUT & Parallel Outputs, 8 through 1. \\
\hline 22 & \(V_{\text {DD }}\) & Logic Positive Supply voltage. \\
\hline 23 & OUTPUT ENABLE RESET & \begin{tabular}{l} 
Output Enable Reset. When Low, Outputs are active. When High, outputs \\
are inactive and the Flag and outputs are reset from a fault condition. An \\
undervoltage condition emulates a high OE input.
\end{tabular} \\
\hline 24 & \(V_{\text {SS }}\) & Logic reference (Ground) pin. \\
\hline
\end{tabular}

Electrical Characteristics: at \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}\) (unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline & & & \multicolumn{3}{|c|}{Limits} & \\
\hline Characteristic & Symbol & Test Conditions & Min. & Typ. & Max. & Units \\
\hline Output Leakage Current & \(\mathrm{I}_{\text {CEX }}\) & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{CE}}=80 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\
& \mathrm{~V}_{\mathrm{CE}}=80 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}
\end{aligned}
\] & & & \[
\begin{gathered}
\hline 50 \\
100 \\
\hline
\end{gathered}
\] & \(\mu \mathrm{A}\) \\
\hline Collector-Emitter & \(\mathrm{V}_{\text {CE(SAT }}\) & \(\mathrm{I}_{\mathrm{C}}=100 \mathrm{~mA}\) & & 0.9 & 1.1 & V \\
\hline Saturation Voltage & & \[
\begin{aligned}
& \hline \mathrm{I}_{\mathrm{C}}=200 \mathrm{~mA} \\
& \mathrm{I}_{\mathrm{C}}=350 \mathrm{~mA}
\end{aligned}
\] & & \[
\begin{aligned}
& 1.1 \\
& 1.3
\end{aligned}
\] & \[
\begin{aligned}
& 1.3 \\
& 1.6
\end{aligned}
\] & \\
\hline \multirow[t]{2}{*}{Input Voltage} & \(\mathrm{V}_{\text {IN(0) }}\) & & & & 1.0 & V \\
\hline & \(\mathrm{V}_{\operatorname{IN}(1)}\) & \[
\begin{aligned}
& \hline \mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V} \\
& \mathrm{~V}_{\mathrm{DD}}=10 \mathrm{~V} \\
& \mathrm{~V}_{\mathrm{DD}}=5.0 \mathrm{~V} \text { Note } 1 \\
& \hline
\end{aligned}
\] & \[
\begin{array}{|c|}
\hline 10.5 \\
8.5 \\
3.5 \\
\hline
\end{array}
\] & & & \\
\hline Input Resistance & \(\mathrm{R}_{\text {IN }}\) & \[
\begin{aligned}
& V_{D D}=12 \mathrm{~V} \\
& V_{D D}=10 \mathrm{~V} \\
& \mathrm{~V}_{\mathrm{DD}}=5.0 \mathrm{~V} \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& 50 \\
& 50 \\
& 50
\end{aligned}
\] & \[
\begin{aligned}
& \hline 200 \\
& 300 \\
& 600
\end{aligned}
\] & & k \(\Omega\) \\
\hline Flag Output Current & \({ }_{\mathrm{OL}}\) & \(\mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{~V}\) & & 15 & & mA \\
\hline Flag Output Leakage & \(\mathrm{I}_{\mathrm{OH}}\) & \(\mathrm{V}_{\mathrm{OH}}=12.0 \mathrm{~V}\) & & 50 & & nA \\
\hline \multirow[t]{3}{*}{Supply Current} & \(\mathrm{I}_{\mathrm{DD}(\mathrm{ON})}\) (One output active) & \begin{tabular}{l}
\(V_{D D}=12 \mathrm{~V}\), Outputs Open \\
\(V_{D D}=10 \mathrm{~V}\), Outputs Open \\
\(V_{D D}=5.0 \mathrm{~V}\), Outputs Open
\end{tabular} & & \[
\begin{aligned}
& 3.3 \\
& 3.1 \\
& 2.4
\end{aligned}
\] & \[
\begin{aligned}
& \hline 4.5 \\
& 4.5 \\
& 3.6
\end{aligned}
\] & mA \\
\hline & \(I_{\text {DD(ON }}\) (All outputs active) & \begin{tabular}{l}
\(V_{D D}=12 \mathrm{~V}\), Outputs Open \\
\(V_{D D}=10 \mathrm{~V}\), Outputs Open \\
\(V_{D D}=5.0 \mathrm{~V}\), Outputs Open
\end{tabular} & & \[
\begin{aligned}
& \hline 6.4 \\
& 6.0 \\
& 4.7
\end{aligned}
\] & \[
\begin{gathered}
\hline 10.0 \\
9.0 \\
7.5 \\
\hline
\end{gathered}
\] & mA \\
\hline & \(\mathrm{I}_{\mathrm{DD}(\text { OFF })}\) (Total) & \begin{tabular}{l}
\(\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}\), Outputs Open, Inputs \(=0 \mathrm{~V}\) \\
\(\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}\), Outputs Open, Inputs \(=0 \mathrm{~V}\)
\end{tabular} & & \[
\begin{aligned}
& 3.0 \\
& 2.2
\end{aligned}
\] & \[
\begin{aligned}
& \hline 4.5 \\
& 3.6 \\
& \hline
\end{aligned}
\] & mA \\
\hline Clamp Diode Leakage Current & \(\mathrm{I}_{\mathrm{R}}\) & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{R}}=80 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\
& \mathrm{~V}_{\mathrm{R}}=80 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}
\end{aligned}
\] & & & \[
\begin{gathered}
50 \\
100
\end{gathered}
\] & \(\mu \mathrm{A}\) \\
\hline Over-Current Threshold & ILIM & Each Output & & 500 & & mA \\
\hline Start-Up Voltage & \(\mathrm{V}_{\text {SU }}\) & Note 2 & 3.5 & 4.0 & 4.5 & V \\
\hline Minimum Operating \(\mathrm{V}_{\mathrm{DD}}\) & \(\mathrm{V}_{\text {DD MIN }}\) & & 3.0 & 3.5 & 4.0 & V \\
\hline Clamp Diode Forward Voltage & \(\mathrm{V}_{\mathrm{F}}\) & \(\mathrm{I}_{\mathrm{F}}=350 \mathrm{~mA}\) & & 1.7 & 2.0 & V \\
\hline Thermal Shutdown & & & & 165 & & \({ }^{\circ} \mathrm{C}\) \\
\hline Thermal Shutdown Hysteresis & & & & 10 & & \\
\hline
\end{tabular}

NOTE 1: Operation of these devices with standard TTL or DTL may require the use of appropriate pull-up resistors to insure a minimum logic "1".
NOTE 2: Undervoltage Lockout is guaranteed to release device at no more than 4.5 V , and disable the device at no less than 3.0 V . Input Logic Voltage.

\section*{Truth Table}
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{\(\mathrm{IN}_{\mathrm{N}}\)} & \multirow[b]{2}{*}{Strobe} & \multirow[b]{2}{*}{Clear} & \multirow[t]{2}{*}{\begin{tabular}{l}
Output \\
Enable
\end{tabular}} & \multicolumn{2}{|c|}{\(\mathrm{OUT}_{\mathrm{N}}\)} \\
\hline & & & & t-1 & t \\
\hline 0 & 1 & 0 & 0 & X & OFF \\
\hline 1 & 1 & 0 & 0 & X & ON \\
\hline X & X & 1 & X & X & OFF \\
\hline X & X & X & 1 & X & OFF \\
\hline X & 0 & 0 & 0 & ON & ON \\
\hline X & 0 & 0 & 0 & OFF & OFF \\
\hline
\end{tabular}
\(X=\) Irrelevant
\(\mathrm{t}-1=\) previous output state
\(t=\) present output state

Information present at an input is transferred to its latch when the STROBE is high. A high CLEAR input will set all latches to the output OFF condition regardless of the data or STROBE input levels. A high OUTPUT ENABLE will set all outputs to the off condition, regardless of any other input conditions. When the OUTPUT ENABLE is low, the outputs depend on the state of their respective latches. If current shutdown is activated, the OUTPUT ENABLE must be pulsed high to restore operation and reset the Flag. Over temperature faults are not latched and require no reset pulse.


\section*{Timing Conditions}
\(\left(T_{A}=+25^{\circ} \mathrm{C}\right.\), Logic Levels are \(\mathrm{V}_{\mathrm{DD}}\) and \(\mathrm{V}_{\mathrm{SS}}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}\) ).
A. Minimum data active time before strobe enabled (data set-up time) ..................................................................... 50 ns
B. Minimum data active time after strobe disabled (data hold time) ........................................................................... 50 ns
C. Minimum strobe pulse width ................................................................................................................................. 125 ns
D. Typical time between strobe activation and output on to off transition .................................................................. 500 ns
E. Typical time between strobe activation and output off to on transition.................................................................. 500 ns
F. Minimum clear pulse width .................................................................................................................................. 300 ns
G. Minimum data pulse width ................................................................................................................................ 225 ns

\section*{Typical Characteristic Curves}


Current Shutdown Threshold vs. Temperature


Supply Current vs. Temperature


Supply Current vs. Temperature


Current Shutdown



\section*{Typical Applications}


\section*{MIC59P60}

\section*{8-Bit Serial-Input Protected Latched Driver}

\section*{General Description}

The MIC59P60 serial-input latched driver is a high-voltage ( 80 V ), high-current ( 500 mA ) integrated circuit comprised of eight CMOS data latches, a bipolar Darlington transistor driver for each latch, and CMOS control circuitry for the common CLEAR, STROBE, CLOCK, SERIAL DATA INPUT, and OUTPUT ENABLE functions. Similar to the MIC5842, additional protection circuitry supplied on this device includes thermal shutdown, under voltage lockout (UVLO), and overcurrent shutdown.

The bipolar/CMOS combination provides an extremely lowpower latch with maximum interface flexibility. The MIC59P60 has open-collector outputs capable of sinking 500 mA and integral diodes for inductive load transient suppression with a minimum output breakdown voltage rating of \(80 \mathrm{~V}(50 \mathrm{~V}\) sustaining). The drivers can be operated with a split supply, where the negative supply is down to -20 V and may be paralleled for higher load current capability.
Using a 5V logic supply, the MIC59P60 will typically operate at better than 5 MHz . With a 12 V logic supply, significantly higher speeds are obtained. The CMOS inputs are compatible with standard CMOS, PMOS, and NMOS circuits. TTL circuits may require pull-up resistors. By using the serial data output, drivers may be cascaded for interface applications requiring additional drive lines.
Each of these eight outputs has an independent over current shutdown of 500 mA . Upon over-current shutdown, the affected channel will turn OFF and the flag will go low until \(V_{D D}\) is cycled or the ENABLE/RESET pin is pulsed high. Current pulses less than \(2 \mu \mathrm{~s}\) will not activate current shutdown. Temperatures above \(165^{\circ} \mathrm{C}\) will shut down the device and activate the error flag. The UVLO circuit prevents operation at low \(\mathrm{V}_{\mathrm{DD}}\); hysteresis of 0.5 V is provided.

\section*{Features}
- 3.3 MHz Minimum Data-Input Rate
- Output Current Shutdown (500mA Typical)
- Under Voltage Lockout
- Thermal Shutdown
- Output Fault Flag
- CMOS, PMOS, NMOS, and TTL Compatible
- Internal Pull-Up/Pull-Down Resistors
- Low Power CMOS Logic and Latches
- High Voltage Current Sink Outputs
- Output Transient-Protection Diodes
- Single or Split Supply Operation

\section*{Ordering Information}
\begin{tabular}{|l|l|l|}
\hline Part Number & Temperature Range & \multicolumn{1}{c|}{ Package } \\
\hline MIC59P60AJ & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & 20-Pin Ceramic DIP \\
\hline MIC59P60AJB \(\dagger\) & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & 20-Pin Ceramic DIP \\
\hline MIC59P60BN & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & 20-Pin Plastic DIP \\
\hline MIC59P60BV & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & 20-Pin PLCC \\
\hline MIC59P60BWM & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & 20 -Pin Wide SOIC \\
\hline
\end{tabular}
\(\dagger\) AJB indicates units screened to MIL-STD 883, Method 5004, condition \(B\), and burned-in for 1 week.

\section*{Functional Diagram}


\section*{Pin Configuration}
(Ceramic and Plastic DIP and SOIC)


\section*{PLCC Pin Configuration}


Typical Input Circuits

\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|l|}{Absolute Maximum Ratings (Note 1, 2) at \(25^{\circ} \mathrm{C}\) Free-Air Temperature and \(\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}\)} \\
\hline Output Voltage, \(\mathrm{V}_{\text {CE }}\) & 80 V \\
\hline Output Voltage, \(\mathrm{V}_{\text {CES }}\) SUS ( (Note 1) & 50 V \\
\hline \(\mathrm{V}_{\mathrm{DD}}\) with Reference to \(\mathrm{V}_{\text {S }}\) & 15 V \\
\hline \(\mathrm{V}_{\mathrm{DD}}\) with Reference to \(\mathrm{V}_{\mathrm{EE}}\) & 25 V \\
\hline Emitter Supply Voltage, \(\mathrm{V}_{\mathrm{EE}}\) & -20V \\
\hline Input Voltage Range, VIN & -0.3 V to \(\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}\) \\
\hline Package Power Dissipation: & \\
\hline MIC59P60BN & 2.0W \\
\hline Derate above \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) & \(20 \mathrm{~mW} /{ }^{\circ} \mathrm{C}\) \\
\hline MIC59P60AJ/AJB & 1.8W \\
\hline Derate above \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) & \(18 \mathrm{~mW} /{ }^{\circ} \mathrm{C}\) \\
\hline MIC59P60BV & 1.4W \\
\hline Derate above \(T_{A}=+25^{\circ} \mathrm{C}\) & \(14 \mathrm{~mW} /{ }^{\circ} \mathrm{C}\) \\
\hline MIC59P60BWM & 1.2W \\
\hline Derate above \(\mathrm{T}_{A}=+25^{\circ} \mathrm{C}\) & \(12 \mathrm{~mW} /{ }^{\circ} \mathrm{C}\) \\
\hline Operating Temperature Range, \(\mathrm{T}_{\mathrm{A}}\) & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) \\
\hline Storage Temperature Range, \(\mathrm{T}_{\mathbf{S}}\) & \(-65^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) \\
\hline \multicolumn{2}{|l|}{\multirow[t]{2}{*}{\begin{tabular}{l}
Note 1:For Inductive load applications. \\
Note 2: CMOS devices have input-static protection but are susceptible to damage when exposed to extremely high static electrical charges.
\end{tabular}}} \\
\hline & \\
\hline
\end{tabular}

\section*{Typical Output Driver}


\section*{Pin Description}
\begin{tabular}{|c|c|c|}
\hline Pin & Name & Description \\
\hline 1 & CLEAR & Sets All Latches OFF (open). \\
\hline 2,10 & \(\mathrm{V}_{\mathrm{EE}}\) & Output Ground (Substrate). Most negative voltage in the system connects here. \\
\hline 3 & CLOCK & Serial Data Clock. A CLEAR must also be clocked into the latches. \\
\hline 4 & SERIAL DATA IN & Serial Data Input pin. \\
\hline 5 & \(\mathrm{V}_{\text {SS }}\) & Logic reference (Ground) pin. \\
\hline 6 & \(\mathrm{V}_{\mathrm{DD}}\) & Logic Positive Supply voltage. \\
\hline 7 & SERIAL DATA OUT & Serial Data Output pin. (Flow through). \\
\hline 8 & STROBE & Output Strobe pin. Loads output latches when High. A STROBE is needed to CLEAR latches. \\
\hline 9 & \(\overline{\text { OUTPUT ENABLE/RESET }}\) & When Low, Outputs are active. When High, device is inactive and reset from a fault condition. An under voltage condition emulates a high \(\overline{\mathrm{OE} /}\) RESET input. \\
\hline 11 & K & Transient suppression diode's cathode common pin. \\
\hline 12-19 & OUTPUT N & Open Collector outputs 8 through 1. \\
\hline 20 & \(\overline{\mathrm{FLAG}}\) & Error Flag. Flag is Low upon Overcurrent Fault or Overtemperature fault. OUTPUT ENABLE/RESET must be pulled high to reset the flag and fault condition. \\
\hline
\end{tabular}

Electrical Characteristics: at \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=\mathrm{V}_{\mathrm{EE}}=0 \mathrm{~V}\) (unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline & & & \multicolumn{3}{|c|}{Limits} & \\
\hline Characteristic & Symbol & Test Conditions & Min. & Typ. & Max. & Unit \\
\hline Output Leakage Current & \({ }^{\text {cex }}\) & \[
\begin{aligned}
& \mathrm{V}_{\text {OUT }}=80 \mathrm{~V} \\
& \mathrm{~V}_{\text {OUT }}=80 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+70^{\circ} \mathrm{C} \\
& \hline
\end{aligned}
\] & & 100 & 50 & \(\mu \mathrm{A}\) \\
\hline Collector-Emitter Saturation Voltage & \(\mathrm{V}_{\text {CE(SAT) }}\) & \[
\begin{aligned}
& \text { IOUT }=100 \mathrm{~mA} \\
& \text { l }_{\text {OUT }}=200 \mathrm{~mA} \\
& \text { l }_{\text {OUT }}=350 \mathrm{~mA}
\end{aligned}
\] & & \[
\begin{aligned}
& \hline 0.9 \\
& 1.1 \\
& 1.3
\end{aligned}
\] & \[
\begin{aligned}
& \hline 1.1 \\
& 1.3 \\
& 1.6
\end{aligned}
\] & V \\
\hline Collector-Emitter Sustaining Voltage & \(\mathrm{V}_{\text {CE(SUS }}\) & \(\mathrm{I}_{\text {OUT }}=350 \mathrm{~mA}, \mathrm{~L}=2 \mathrm{mH}\) & 50 & & & V \\
\hline \multirow[t]{2}{*}{Input Voltage} & \(\mathrm{V}_{\mathrm{IN}(0)}\) & & & & 1.0 & V \\
\hline & \(\mathrm{V}_{\operatorname{IN}(1)}\) & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V} \\
& \mathrm{~V}_{\mathrm{DD}}=10 \mathrm{~V} \\
& \mathrm{~V}_{\mathrm{DD}}=5.0 \mathrm{~V} \text {, Note } 1
\end{aligned}
\] & \[
\begin{gathered}
\hline 10.5 \\
8.5 \\
3.5
\end{gathered}
\] & & & V \\
\hline Input Resistance & \(\mathrm{R}_{\text {IN }}\) & \[
\begin{array}{|l|}
\hline V_{D D}=12 \mathrm{~V} \\
V_{D D}=10 \mathrm{~V} \\
V_{D D}=5.0 \mathrm{~V} \\
\hline
\end{array}
\] & \[
\begin{aligned}
& 50 \\
& 50 \\
& 50
\end{aligned}
\] & \[
\begin{aligned}
& 200 \\
& 300 \\
& 600
\end{aligned}
\] & & k \(\Omega\) \\
\hline Flag Output Current & \({ }^{\text {OL }}\) & \(\mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{~V}\) & & 15 & & mA \\
\hline Flag Output Leakage & \(\mathrm{I}_{\mathrm{OH}}\) & \(\mathrm{V}_{\mathrm{OH}}=12.0 \mathrm{~V}\) & & 50 & & nA \\
\hline \multirow[t]{3}{*}{Supply Current} & \({ }^{\text {DD (ON) }}\) & \begin{tabular}{l}
All Drivers ON, \(\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}\) \\
All Drivers \(\mathrm{ON}, \mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}\) \\
All Drivers \(\mathrm{ON}, \mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}\)
\end{tabular} & & \[
\begin{aligned}
& \hline 6.4 \\
& 6.0 \\
& 4.6 \\
& \hline
\end{aligned}
\] & \[
\begin{gathered}
\hline 10.0 \\
9.0 \\
7.5 \\
\hline
\end{gathered}
\] & mA \\
\hline & \(\mathrm{I}_{\text {DD (1 OUTPUT) }}\) & One Driver ON, All others OFF, \(\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}\) One Driver ON, All others OFF, \(\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}\) One Driver ON, All others OFF, \(\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}\) & & \[
\begin{aligned}
& \hline 3.1 \\
& 2.9 \\
& 2.3
\end{aligned}
\] & \[
\begin{aligned}
& 4.5 \\
& 4.5 \\
& 3.6
\end{aligned}
\] & mA \\
\hline & \({ }^{\text {DD (OFF) }}\) & \begin{tabular}{l}
All Drivers OFF, VDD \(=12 \mathrm{~V}\) \\
All Drivers OFF, \(\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}\) \\
All Drivers OFF, \(\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}\)
\end{tabular} & & \[
\begin{aligned}
& \hline 2.6 \\
& 2.4 \\
& 1.9
\end{aligned}
\] & \[
\begin{aligned}
& 4.2 \\
& 3.6 \\
& 3.0
\end{aligned}
\] & mA \\
\hline Clamp Diode Leakage Current & \(\mathrm{I}_{\mathrm{R}}\) & \(\mathrm{V}_{\mathrm{R}}=80 \mathrm{~V}\) & & & 50 & \(\mu \mathrm{A}\) \\
\hline Clamp Diode Forward Voltage & \(\mathrm{V}_{\mathrm{F}}\) & \(\mathrm{I}_{\mathrm{F}}=350 \mathrm{~mA}\) & & 1.7 & 2.0 & V \\
\hline Over Current Shutdown Threshold & \({ }_{\text {LIM }}\) & & & 500 & & mA \\
\hline Start Up Voltage & \(\mathrm{V}_{\text {SU }}\) & Note 2 & 3.5 & 4.0 & 4.5 & V \\
\hline Minimum Supply ( \(\mathrm{V}_{\mathrm{DD}}\) ) & \(\mathrm{V}_{\text {DD MIN }}\) & & 3.0 & 3.5 & 4.0 & V \\
\hline Thermal Shutdown & & & & 165 & & \({ }^{\circ} \mathrm{C}\) \\
\hline Thermal Shutdown Hysteresis & & & & 10 & & \({ }^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

Note 1: Operation of these devices with standard TTL or DTL may require the use of appropriate pull-up resistors to insure a minimum logic "1".
Note 2: Undervoltage lockout is guaranteed to release device at no more than 4.5 V , and disable the device at no less than 3.0 V


\section*{Timing Conditions}
\(\left(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right.\), Logic Levels are \(\mathrm{V}_{\mathrm{DD}}\) and \(\left.\mathrm{V}_{\mathrm{SS}}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}\right)\)
A. Typical Data Active Time Before Clock Pulse (Data Set-Up Time) ........................................................................ 75 ns
B. Minimum Data Active Time After Clock Pulse (Data Hold Time) ........................................................................... 75 ns
C. Minimum Data Pulse Width ............................................................................................................................... 150 ns
D. Minimum Clock Pulse Width ................................................................................................................................ 150 ns
E. Minimum Time Between Clock Activation and Strobe ........................................................................................... 300 ns
F. Minimum Strobe Pulse Width .............................................................................................................................. 100 ns
G. Typical Time Between Strobe Activation and Output Transition .......................................................................... 500 ns

SERIAL DATA present at the input is transferred to the shift register on the logic "0" to logic "1" transition of the CLOCK input pulse. On succeeding CLOCK pulses, the registers shift data information towards the SERIAL DATA OUTPUT. The SERIAL DATA must appear at the input prior to the rising edge of the CLOCK input waveform. Holding CLEAR high results in a data logic "0" being clocked into the shift register, turning off respective channels.

Information present at any register is transferred to its respective latch when the STROBE is high (serial-to-parallel conversion). The latches will continue to accept new data as long as the STROBE is held high. Applications where the latches are bypassed (STROBE tied high) will require that the ENABLE input be high to prevent invalid output states.

When the ENABLE input is high, all of the output buffers are disabled (OFF) without affecting information stored in the latches or shift register. With the ENABLE input low, the outputs are controlled by the state of the latches. A positive OE/RESET pulse resets the FLAG and the output after a current shutdown fault. Over-temperature faults are not latched and require no reset pulse.

\section*{MIC59P60 Truth Table}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Serial Data Input} & \multirow[b]{2}{*}{Clear Input} & \multirow[b]{2}{*}{\begin{tabular}{l}
Clock \\
Input
\end{tabular}} & \multicolumn{4}{|l|}{Shift Register Contents} & \multirow[t]{2}{*}{Serial Data Output} & \multirow[b]{2}{*}{Strobe Input} & \multicolumn{5}{|c|}{Latch Contents} & \multirow[b]{2}{*}{Output Enable} & \multicolumn{4}{|r|}{Output Contents} \\
\hline & & & \(\mathrm{I}_{1}\) & \(\mathrm{I}_{2}\) & \(\mathrm{I}_{3} \ldots \ldots\) & \(\mathrm{I}_{8}\) & & & \(\mathrm{l}_{1}\) & \(\mathrm{I}_{2}\) & \(\mathrm{I}_{3}\) & \(\ldots\) & 18 & & \(\mathrm{l}_{1}\) & \(\mathrm{I}_{2}\) & \(\mathrm{I}_{3}\) & \(\ldots . . . l_{8}\) \\
\hline H & & - & H & \(\mathrm{R}_{1}\) & \(\mathrm{R}_{2} \ldots \ldots\) & \(\mathrm{R}_{7}\) & \(\mathrm{R}_{7}\) & & & & & & & & & & & \\
\hline L & & 厄 & L & \(\mathrm{R}_{1}\) & \(\mathrm{R}_{2} \ldots \ldots\) & \(\mathrm{R}_{7}\) & \(\mathrm{R}_{7}\) & & & & & & & & & & & \\
\hline X & & L & R1 & R2 & \(\mathrm{R}_{3} \ldots \ldots\) & \(\mathrm{R}_{8}\) & \(\mathrm{R}_{8}\) & & & & & & & & & & & \\
\hline & H & - & 0 & 0 & O ...... & O & L & & & & & & & & & & & \\
\hline & & & X & X & X ...... & X & X & L & \(\mathrm{R}_{1}\) & \(\mathrm{R}_{2}\) & R3 & \(\ldots\) & \(\mathrm{R}_{8}\) & & & & & \\
\hline & & & \(\mathrm{P}_{1}\) & \(\mathrm{P}_{2}\) & \(\mathrm{P}_{3} \ldots \ldots\) & \(\mathrm{P}_{8}\) & P8 & H & \(\mathrm{P}_{1}\) & \(\mathrm{P}_{2}\) & \(\mathrm{P}_{3}\) & \(\ldots\) & \(\mathrm{P}_{8}\) & L & \(\mathrm{P}_{1}\) & \(\mathrm{P}_{2}\) & \(\mathrm{P}_{3}\) & \(\ldots . . \mathrm{P}_{8}\) \\
\hline & & & & & & & & & X & X & X & \(\ldots\) & X & H & H & H & H & \(\ldots . . . \mathrm{H}\) \\
\hline
\end{tabular}

\footnotetext{
L = Low Logic Level
H = High Logic Level
X = Irrelevant
\(\mathrm{P}=\) Present State
R = Previous State
O = Output OFF
}

\section*{Typical Characteristic Curves}




Supply Current vs. Temperature


Current Shutdown Threshold vs. Temperature


Current Shutdown


\section*{Maximum Allowable Duty Cycle (Plastic DIP)}
\(V_{D D}=5.0 \mathrm{~V}\)
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow{2}{*}{\begin{tabular}{c} 
Number of Outputs ON \\
(Iout = 200mA \\
VDD = 5.0V)
\end{tabular}} & \multicolumn{5}{|c|}{\begin{tabular}{c} 
Max. Allowable Duty Cycle at Ambient Temperature of
\end{tabular}} \\
\cline { 2 - 6 } & \(\mathbf{2 5}{ }^{\circ} \mathbf{C}\) & \(\mathbf{4 0}{ }^{\circ} \mathbf{C}\) & \(\mathbf{5 0}^{\circ} \mathbf{C}\) & \(\mathbf{6 0}{ }^{\circ} \mathbf{C}\) & \(\mathbf{7 0}{ }^{\circ} \mathbf{C}\) \\
\hline 8 & \(85 \%\) & \(72 \%\) & \(64 \%\) & \(55 \%\) & \(46 \%\) \\
\hline 7 & \(97 \%\) & \(82 \%\) & \(73 \%\) & \(63 \%\) & \(53 \%\) \\
\hline 6 & \(100 \%\) & \(96 \%\) & \(85 \%\) & \(73 \%\) & \(62 \%\) \\
\hline 5 & \(100 \%\) & \(100 \%\) & \(100 \%\) & \(88 \%\) & \(75 \%\) \\
\hline 4 & \(100 \%\) & \(100 \%\) & \(100 \%\) & \(100 \%\) & \(93 \%\) \\
\hline 3 & \(100 \%\) & \(100 \%\) & \(100 \%\) & \(100 \%\) & \(100 \%\) \\
\hline 2 & \(100 \%\) & \(100 \%\) & \(100 \%\) & \(100 \%\) & \(100 \%\) \\
\hline 1 & \(100 \%\) & \(100 \%\) & \(100 \%\) & \(100 \%\) & \(100 \%\) \\
\hline
\end{tabular}
\(V_{D D}=12 V\)
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow{2}{*}{\begin{tabular}{c} 
Number of Outputs ON \\
(Iout = 200mA \\
\(\mathbf{V D D}_{\mathbf{D D}} \mathbf{1 2 V}\) )
\end{tabular}} & \multicolumn{5}{|c|}{ Max. Allowable Duty Cycle at Ambient Temperature of } \\
\cline { 2 - 6 } & \(\mathbf{2 5}{ }^{\circ} \mathbf{C}\) & \(\mathbf{4 0}{ }^{\circ} \mathbf{C}\) & \(\mathbf{5 0}{ }^{\circ} \mathbf{C}\) & \(\mathbf{6 0}{ }^{\circ} \mathbf{C}\) & \(\mathbf{7 0}{ }^{\circ} \mathbf{C}\) \\
\hline 8 & \(80 \%\) & \(68 \%\) & \(60 \%\) & \(52 \%\) & \(44 \%\) \\
\hline 7 & \(91 \%\) & \(77 \%\) & \(68 \%\) & \(59 \%\) & \(50 \%\) \\
\hline 6 & \(100 \%\) & \(90 \%\) & \(79 \%\) & \(69 \%\) & \(58 \%\) \\
\hline 5 & \(100 \%\) & \(100 \%\) & \(95 \%\) & \(82 \%\) & \(69 \%\) \\
\hline 4 & \(100 \%\) & \(100 \%\) & \(100 \%\) & \(100 \%\) & \(86 \%\) \\
\hline 3 & \(100 \%\) & \(100 \%\) & \(100 \%\) & \(100 \%\) & \(100 \%\) \\
\hline 2 & \(100 \%\) & \(100 \%\) & \(100 \%\) & \(100 \%\) & \(100 \%\) \\
\hline 1 & \(100 \%\) & \(100 \%\) & \(100 \%\) & \(100 \%\) & \(100 \%\) \\
\hline
\end{tabular}

\section*{Typical Applications}


\section*{Typical Applications, continued}


Protected Negative/Positive PIN Diode Driver Transmit/Receive Switch


\section*{Application Note 2}

\section*{MIC4807 Display Dimmer}

\begin{abstract}
The MIC4807 is an 8 channel, addressable low side driver and is guaranteed to deliver 100 mA minimum at up to 80 V per channel. This note discusses the operation of the MIC4807 and shows how it can be used as a display driver with dimming for incandescent indicators.
\end{abstract}

\section*{Introduction}

The MIC4807 contains 8 low side drivers that are controlled by addressable latches (see Figure 1). Open-drain, N -channel MOSFETs of approximately \(5.1 \Omega\) "on" resistance are used as output devices. The MOSFETs are designed for operation to 80 V .
Each output is controlled by its own addressable latch; the latches are selected by a 3-bit parallel address ( \(\mathrm{A}_{\mathrm{in}}, \mathrm{B}_{\mathrm{in}}\), and \(\mathrm{C}_{\text {in }}\) ). A " 1 " at the data input turns the corresponding MOSFET on.

Power ICs demand protection from excessive current and dissipation, and to this end the MIC4807 includes shortcircuit current limiting and thermal shutdown. In fact, the chip can withstand a dead short to 80 V without damage. The output limits at typically 200 mA , and the chip is guaranteed to deliver 100 mA minimum over temperature. While current limiting provides short-term protection from load faults, thermal shutdown protects against sustained fault conditions by shutting off all outputs when the die temperature exceeds \(150^{\circ} \mathrm{C}\). Current limiting and thermal shutdown are indispensable, yet they are sorely lacking in many other functionally similar ICs where the implementation of protection circuits is left as an exercise for the user.

\section*{Incandescent Lamp Characteristics}

Owing to their superior light output, incandescent lamps are preferred over other display devices for use in bright environments. Unfortunately, incandescent lamps have a number of characteristics that make them difficult to work with in practical applications. For example, lamps do not lend themselves to multiplexing. It is technically possible to multiplex lamps by a higher-than-rated supply voltage in conjunction with PWM techniques to control filament power dissipation.
A major pitfall of multiplexing is reliability. If the multiplex circuit fails to advance for any reason (power-up phenomenon, slow or stuck oscillator, etc.) the lamps will burn out instantly. In addition, the switched current increases proportionally with the supply voltage, necessitating larger switches.
Since multiplexing is impractical, each lamp must have its own dedicated driver. This adds circuit overhead not only in the number of drivers, but also in terms of communicating with the drivers.
The brightness of an incandescent lamp is an asset in brightly illuminated environments, but what happens at night? Under contrasting conditions of low ambient light levels, the bright display can temporarily blind persons viewing it. Examples of environments with wide-ranging light levels include the cockpit of an airplane, or the operator's cab on farm or construction machinery. A dimming feature is highly desirable for any incandescent display.


Figure 1. MIC4807 Block Diagram

Unlike LEDs, incandescent lamps require more current and voltage than 5 V digital logic circuits can deliver. In particular, lamps draw an appreciable inrush current because the filament resistance is much lower when cold than when hot. Inrush currents of 10 times rated operating current are not uncommon. This impacts both the current rating of the driver and the lifetime of the lamp. Among other contributing factors, lamp lifetime is limited by the severe thermal shock experienced at turn-on.

\section*{Display Driver}

Figure 2 shows a practical display driver circuit using the MIC4807. \#1835 miniature lamps were selected for use on a loosely regulated " 48 V " system supply, which normally ran about \(110 \%\) rated voltage. The \#1835 lamp is specified at 55 V and 50 mA , and it can easily withstand \(\pm 15 \%\) varia-
tions in a 48 V supply without loss of rated life. The lamps are housed in \#31099 (GTE/Sylvania) indicator assemblies. Output current limit precludes the possibility of chip destruction from short circuit conditions such as arise when a lamp socket is "tested" for power with the conductive end of a screwdriver. Long-term short circuits (wiring faults) are handled by the MIC4807's thermal shutdown circuit.
When the MIC4807 cold-starts a \#1835 lamp, the output is immediately driven into current limit since it cannot deliver the full inrush current. The cold resistance of a \#1835 lamp is approximately \(94 \Omega\); an initial current of 585 mA would flow if connected directly to 55 V . The MIC4807 current limit is typically 200 mA at room temperature, which reduces the thermal shock at turn-on and increases lamp lifetime. Note that applying 200 mA to the cold filament is equivalent to an initial lamp voltage of only 18.8 V .


Figure 2. MIC4807 Display Controller with PWM Dimming

\section*{Display Dimming}

Dimming is achieved by pulse-width modulation applied to the OUTPUT ENABLE (OE) pin. Since OUTPUT ENABLE acts on all 8 channels, the lamps are simultaneously dimmed by one control signal and maintain equal brightness, regardless of the dimming level.
An LM358 dual op-amp forms the basis of a variable PWM. The control range extends from completely off to completely on, and to any intermediate brightness level.
The PWM frequency ( 400 Hz ) is considerably higher than the filament's thermal time constant, so the filament's resistance (and temperature) changes very little between "on" and "off" periods. Figure 3 shows the pulsed filament current in a PWM application for a single \#1835 lamp as a function of duty cycle. Lamp manufacturers recommend a PWM frequency of at least 400 Hz to eliminate aging effects associated with thermal cycling. At an extremely dim 10\% duty cycle, a \#1835 lamp accepts current pulses of 90 mA on a 55 V supply, exhibiting a filament resistance of \(611 \Omega\). At \(100 \%\) duty cycle the current falls to 50 mA , at a resistance of \(1100 \Omega\). In any dimming circuit the driver circuitry must be sized to deliver the pulsed, low duty cycle current required by the relatively cool filament. This is typically twice the rated ( \(100 \%\) duty cycle) lamp current.

\section*{MIC4807 Programming}

The MIC4807 programming interface consists of a 3-bit address, a data line, and two control lines (see Figure 2). CLEAR is straightforward; a low on this pin asynchronously


Figure 3. Pulsed Filament Current vs. Duty Cycle
clears the internal latches to turn all outputs off. Programming is accomplished by addressing an output, presenting the desired data ( \(1=\mathrm{ON}, 0=\mathrm{OFF}\) ), and strobing \(\overline{\mathrm{CHIP}}\) SELECT with a logic low. DATA is transferred to the addressed output on the falling edge of CHIP SELECT, and is latched in place when CHIP SELECT returns to a high state. In larger displays, CHIP SELECT serves as a means of controlling several MIC4807s while the address, OUTPUT ENABLE, CLEAR, and DATA lines are paralleled.
For bench testing purposes a personal or laptop/portable computer is quite useful. A parallel printer port is commonly available and serves as a convenient means of programming one or more MIC4807s. Software changes can be made quickly and easily and, depending on the programming language used, the program can be stepped manually so that each bit can be checked "on the fly." This presents no problems because the MIC4807 is fully static.
An evaluation program written in BASIC is listed in Figure 4. The program consists of 5 parts. The control/input section is lines 100 through 130. This portion scans the keyboard, and branches to other parts of the program depending on which key is pressed. A "line return" branches to lines 3000 through 3030 where the MIC4807 is cleared and the computer's record of the MIC4807 latch states [8element array \(D(A)]\) is cleared. Execution then returns to lines 100 through 130. A "?" invokes a lamp test functionall of the outputs are turned on by lines 2000 through 2060. Pressing any other key reprograms the MIC4807 with the original data, and returns execution to lines 100 through 130. Pressing any number from 1 to 8 toggles the associated output on or off (lines 1000 through 1020). Lines 4000 through 4020 are accessed from several points in the program; these lines write data to a given address by toggling CHIP SELECT.
The parallel output word is given a value according to which MIC4807 pins should be high or low at any given time. \(\mathrm{A}_{\text {in }}\) has a numeric (decimal) value of \(1, \mathrm{~B}_{\text {in }}=2, \mathrm{C}_{\text {in }}=4\), DATA \(=8\), CHIP SELECT \(=16\), and CLEAR \(=32\) to represent a logical " 1 " at each pin. The port number (8) specified in the "OUT" statements will vary from computer to computer. While final evaluation of data communications must be carried out with the actual host processor, using a computer during the debugging phase of the display design is most helpful.
An equivalent block diagram of the MIC4807 logic circuitry is shown in Figure 5. Note that CHIP SELECT, DATA, CLEAR, AND OUTPUT ENABLE operate on all channels in parallel. The address decoder determines to which latch CHIP SELECT is directed. DATA has no effect on the other latches as their clocking signals remain low.
```

10 REM MIC4807 CONTROL PROGRAM
20 GOSUB 3000
30 REM A=1, B=2 , C=4,DATA=8,CS=16,CLR=32
100 A$=INKEY$:IF A$="" THEN GOTO 100 ELSE
    LET A=ASC (A$) -49
110 IF A=-36 THEN GOSUB 3000
120 IF A=14 THEN GOSUB 2000
130 IF A<0 OR A>7 THEN GOTO 100
1000 D (A) =8-D (A) +2*A+96:REM TOGGLE OUTPUT
1010 GOSUB 4000
1020 GOTO 100
2000 REM "?" TURNS ON ALL OUTPUTS FOR TEST
2010 FOR A=0 TO 7
2020 OUT 8,A+56:OUT 8,A+40:OUT 8,A+56
2030 NEXT A
2040 IF INKEY\$="" THEN GOTO 2040
2050 FOR A=0 TO 7:GOSUB 4000:NEXT A
2060 RETURN
3000 REM CLEAR DISPLAY AND MEMORY
3010 OUT 8,16:OUT 8,48
3020 FOR A=0 TO 7:D (A)=A+48:NEXT A
3030 RETURN
4000 REM COMMUNICATIONS DRIVER
4010 OUT 8,D(A):OUT 8,D(A)-16:OUT 8,D(A)
4020 RETURN
9999 END

```

Figure 4. MIC4807 Control Program Listing


Figure 5. Block Diagram of Logic Circuitry

Table of Contents

\section*{Section 8: Display Drivers}
Display Driver Selection Guide ..... 8-2
MIC50395/50396/50397 Six Decoder Counter/Display Decoder ..... 8-4
MIC50398/50399 Six Decade Counter/Display Decoder ..... 8-10
MIC8030 High-Voltage Display Driver ..... 8-16
MIC10937/10957 V.F. Alphanumeric Display Controller* ..... 8-21
MIC10938/10939 V.F. Dot Matrix Display Controller* ..... 8-22
MIC10939/10942/10943 V.F. Dot Matrix Display Controller* ..... 8-23
MIC10941/10939 V.F. Alphanumeric and Bargraph Display Controller* ..... 8-24
MIC10951 V.F. Bargraph and Numeric Display Controller* ..... 8-25
MM5450/5451 LED Display Driver ..... 8-26
Application Note 7: Six Decade Counter/Display Totalizer ..... 8-33
Application Hint 2: MIC8030/MIC8031 Application Hint ..... 8-39

\footnotetext{
* Summary information. For full details, contact Micrel.
}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline DEVICE &  &  &  &  & \[
\begin{aligned}
& \text { 訁 } \\
& \stackrel{\rightharpoonup}{Z} \\
& 0 \\
& 0 \\
& 0 \\
& 0
\end{aligned}
\] &  & \[
\begin{aligned}
& \text { ̀े } \\
& \stackrel{\rightharpoonup}{亠} \\
& 0 \\
& 0 \\
& \hline
\end{aligned}
\] &  &  &  & PACKAGE \\
\hline MIC50395 6 Decade Counter Decoder to 9999.99 & 6x7 & － & － & － & － & － & & & － & & 40－pin PDIP \\
\hline MIC50396 6 Decade Counter Decoder to 99：59：59 & 6x7 & － & － & － & － & － & & & － & & 40－pin PDIP \\
\hline MIC50397 6 Decade Counter Decoder to 59：59．99 & 6x7 & － & － & － & － & － & & & － & & 40－pin PDIP \\
\hline MIC50398 6 Decade Counter Decoder & \(6 \times 7\) & & － & － & & － & & & － & & 28－pin PDIP \\
\hline MIC50399 6 Decade Counter Decoder & 6x7 & & － & & － & － & & & － & & 28－pin PDIP \\
\hline MIC8030 50V LCD Driver & 32 & － & & & & & － & － & & － & 44－pin LCC／PLCC \\
\hline & 38 & － & & & & & － & － & & － & 48－pin PDIP \\
\hline MM5450 LED Display Driver & 34 & － & & & & － & & & － & & 40－pin PDIP \\
\hline & 34 & － & & & & － & & & － & & 44－pin PLCC \\
\hline MM5451 LED Display Driver & \[
\begin{aligned}
& 35 \\
& 35
\end{aligned}
\] & － & & & & － & & & － & & \begin{tabular}{l}
40－pin PDIP \\
44－pin PLCC
\end{tabular} \\
\hline
\end{tabular}


MIC8030


MIC50397
MIC50395
MM5450
MIC50396
MIC50399
MM5451
MIC50398

Vacuum Fluorescent

MIC8030
MIC10939／10942／10943 MIC10951

MIC10938／10939 MIC10955

\section*{NUMERICAL}

MIC50395
MIC50396
MIC50397
MIC50398
MIC50399
MIC10951

ALPHANUMERIC
MIC8030
MM5450
MM5451
MIC10937／10957
MIC10938／10939
MIC10939／10942／10943
MIC10941／10939

DOT MATRIX
MIC8030
MM5450
MM5451
MIC10938／10939
MIC10939／10942／10943

,P \(\square\)

\section*{Display-Driver Selection Guide}

\section*{Micrel Intelligent Vacuum Fluorescent Display Controllers (formerly from Rockwell International)}
MIC10937 ................................................................. Display Controller-Alphanumeric
MIC10938 .............................................................. Display Controller-Anode Drive (5x7)
MIC10939....................................................................... Display Controller-Grid Drive
MIC10941 .............................................. Display Controller-Anode Drive (16 segment)
MIC10942 ..................................................................... Display Controller-Anode Drive
MIC10943 ..................................................................... Display Controller-Anode Drive
MIC10951 ............................................................. Display Controller-Numeric/Bargraph
MIC10957 .................................................................. Display Controller-Alphanumeric

\section*{Ordering Information}

Micrel Intelligent Display Controller Driver Configuration

MIC 109 ww \(\underline{x} y-\underline{z z}\)
MIC = Micrel
Configuration (ww)
\begin{tabular}{llll} 
Package \((x):\) & \(\mathrm{P}=\) & Plastic DIP \\
& & \(\mathrm{J}=\) & 44 Pin PLCC \\
Temperature \((y):\) & Commercial & (no letter) & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) \\
& Extended & \(\mathrm{E}=\) & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) \\
Voltage Drive \((z z):\) & & \(40=\) & 40 V \\
& & \(50=\) & 50 V
\end{tabular}

For full datasheets, please call Micrel Semiconductor, (408) 944-0800.

\title{
MIC50395/50396/50397
}

\section*{Six Decade Counter / Display Decoder}

\section*{General Description}

The MIC50395 is an ion-implanted, P-channel MOS sixdecade synchronous up/down-counter/display driver with compare-register and storage-latches. The counter as well as the register can be loaded digit-by-digit with BCD data. The counter has an asynchronous-clear function.

Scanning is controlled by the scan oscillator input which is self-oscillating or can be driven by an external signal. The six-decade register is constantly compared to the state of the six-decade counter and when both the register and the counter have the same content, an EQUAL signal is generated. The contents of the counter can be transferred into the 6 -digit latch which is then multiplexed from MSD to LSD in BCD and 7 -segment format to the output. The sevensegment decoder incorporates a leading-zero blanking circuit which can be disabled by an external signal. This device is intended to interface directly with the standard CMOS logic families.

The MIC50396 and MIC50397 operate identically to the MIC50395 except that two digits in each were reprogrammed to provide divide by six circuitry instead of divide by ten. The MIC50396 is well suited for industrial timer applications while the MIC50397 is best suited for stop watch or real time computer clock applications.

\section*{Features}
- Single power supply
- Schmitt-Trigger on the count-input
- Drives common anode or cathode displays (CA with buffer)
- Six decades of synchronous up/down counting
- Look-ahead carry or borrow
- Loadable counter
- Loadable compare-register with comparator output
- Multiplexed BCD and seven-segment outputs
- Internal scan oscillator
- Direct LED segment drive
- Interfaces directly with CMOS logic
- Leading zero blanking
- MIC50396 programmed to count time: - 99 hrs. 59 min .59 sec .
- MIC50397 programmed to count time:
- 59 hrs. 59 min. 99/100 min.

\section*{Ordering Information}
\begin{tabular}{|c|c|c|}
\hline Part Number & Temp. Range & Package \\
\hline MIC50395CN & \(0^{\circ} \mathrm{C}\) to \(70^{\circ} \mathrm{C}\) & 40 -pin Plastic DIP \\
\hline MIC50396CN & \(0^{\circ} \mathrm{C}\) to \(70^{\circ} \mathrm{C}\) & 40 -pin Plastic DIP \\
\hline MIC50397CN & \(0^{\circ} \mathrm{C}\) to \(70^{\circ} \mathrm{C}\) & 40 -pin Plastic DIP \\
\hline
\end{tabular}

Pin Connection


Segment Identification

d

\section*{Operations:}

\section*{Six Decade Counter, Latch}

The six decade counter is synchronously incremented or decremented on the positive edge of the count input signal. A Schmitt trigger on this input provides hysteresis for protection against both a noisy environment and double triggering due to a slow rising edge at the count input.

The count inhibit can be changed in coincidence with the positive transition of the count input; the count input is inhibited when the count inhibit is high.
The counter will increment when up/down input is high ( \(\mathrm{V}_{\text {SS }}\) ) and will decrement when up/down input is low. The up/down input can be changed \(0.75 \mu\) s prior to the positive transition of the count input.
The clear input is asynchronous and will reset all decades to zero when brought high but does not affect the six digit latch or the scan counter.

As long as store input is low, data is continuously transferred from the counter to the display. Data in the counter will be latched and displayed when store input is high. Store can be changed in coincidence with the positive transition of the count input.

The counter is loaded digit by digit corresponding to the digit strobe outputs. BCD thumb wheel switches with four diodes per decade connected between the digit strobe outputs and the \(B C D\) inputs is one method to supply BCD data for loading the counter decades.
The load counter pulse must be at \(\mathrm{V}_{\mathrm{SS}} 2 \mu \mathrm{~s}\) prior to the positive transition of the digit strobe of the digit to be loaded. The load counter pulse may be removed after the positive transition of the digit strobe since the chip internally latches this signal. The BCD data to be loaded must be valid through the negative transition of the digit strobe.

\section*{Inputs, Outputs}

The seven segment outputs are open drain capable of sourcing 10 mA average current per segment over one digit cycle. Segments are on when at \(\mathrm{V}_{\mathrm{SS}}\). The Carry, Equal, Zero, BCD and digit strobe outputs are push pull and are on when at \(V_{s s}\). All inputs except Counter BCD, Register BCD, and SCAN inputs are high impedance CMOS compatible.

Three basic outputs originate from the counter: zero output, equal output, and carry output. Each output goes high on the positive ( \(\mathrm{V}_{\mathrm{SS}}\) ) going edge of the count input under the following conditions:
Zero output goes high for one count period when all decades contain zero. During a load counter operation the zero output is inhibited.
Equal output goes high for one count period when the contents of the counter and compare register are equal. The equal output is inhibited by a load counter or load register operation, which lasts until the next interdigit blanking period
following a negative transition of Load Counter or Load Register.
The carry output goes high with the leading edge of the count input at the count of 000000 when counting up or at 999999* when counting down and goes low with the negative going edge of the same count input.
A count frequency of 1 MHz can be achieved if the equal output, zero output and carry output are not used. These outputs do not respond at this frequency due to their output delay illustrated on the timing diagram.

\section*{Six Decade Compare Register}

The register is loaded identically to the load counter paragraph described previously. The register may be loaded independently of the counter, however, the clear input will not remove the register contents. Contents of the register are not displayed by the BCD or seven segment outputs.

\section*{BCD Seven Segment Outputs}

BCD or seven segment outputs are available. Digit strobes are decoded internally by a divide by six Johnson counter. This counter scans from MSD to LSD. By bringing the SET input low, this counter will be forced to the MSD decade count. During this time the segment outputs are blanked to protect against display burn out.
BCD outputs are valid for MSD when \(\overline{\text { SET }}\) is low. Applying \(\mathrm{V}_{S S}\) to SET allows normal scan to resume. Digit 6 output is active \(\left(V_{S S}\right)\) until the next scan clock pulse brings up digit 5 output.
The segment outputs and digit strobes are blanked during the interdigit blanking time. Leading zero blanking affects only the segment outputs. This option is disabled by bringing the LZB input high. Typically the interdigit blanking time is 5 to \(25 \mu\) s when using the internal scan oscillator.

BCD output data changes at the beginning of the interdigit blanking time. Therefore the BCD output data is valid when the positive transition of a digit output occurs.

\section*{Scan Oscillator}

The MIC50395 has an internal scan oscillator. The frequency of the scan oscillator is determined by an external capacitor between \(\mathrm{V}_{S S}\) or \(\mathrm{V}_{\mathrm{DD}}\) and scan input. The wave form present on the scan oscillator input is triangular in the self oscillate mode.
An external oscillator may also be used to drive the scan input. In either case, external capacitors of 150 pF each will be required from \(\mathrm{V}_{\mathrm{SS}}\) to Counter BCD inputs and register BCD inputs. This will allow asynchronous loading of the \(B C D\) inputs.

In the internal drive mode the interdigit blanking time will be the sum of the negative dwell period of the external oscillator and the normal self oscillate blanking time. ( \(5 \rightarrow 25 \mu \mathrm{~s}\) ). Display brightness can be controlled by the duty cycle of the external scan oscillator.

If external capacitors on the BCD inputs are undesirable, it will be necessary to synchronize the negative going edge of the load register and/or load counter command to coincide with the positive going edge of the scan input signal. Also the \(\mathrm{V}_{\text {SS }}\) range should be limited from 10.8 to 13.2 Volts.
Typically, the scan oscillator will oscillate at the following frequencies with these nominal capacitor values from \(\mathrm{V}_{\mathrm{SS}}\) to scan input.
\begin{tabular}{|l|c|c|}
\hline \(\mathbf{C}_{\mathrm{IN}}\) & Min & Max \\
\hline 820 pF & 1.4 kHz & 4.8 kHz \\
\hline 470 pF & 2.0 kHz & 6.8 kHz \\
\hline 120 pF & 7.0 kHz & 20 kHz \\
\hline
\end{tabular}


\section*{Absolute Maximum Ratings}

Voltage on Any Terminal Relative to \(\mathrm{V}_{\mathrm{SS}} \quad+0.3 \mathrm{~V}\) to -20 V
Operating Temperature Range (Ambient) \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\)
Storage Temperature Range (Ambient) \(-40^{\circ} \mathrm{C}\) to \(+100^{\circ} \mathrm{C}\)

\section*{Maximum Operating Conditions}
\begin{tabular}{l|l|c|c|c|c}
\hline Symbol & \multicolumn{1}{|c|}{ Parameter } & Min & Max & Units & Notes \\
\hline \(\mathrm{T}_{\mathrm{A}}\) & Operating Temperature & 0 & 70 & \({ }^{\circ} \mathrm{C}\) & \\
\hline \(\mathrm{V}_{\mathrm{SS}}\) & Supply voltage \(\left(\mathrm{V}_{\mathrm{DD}}=0 \mathrm{~V}\right)\) & 10 & 15 & V & 1 \\
\hline \(\mathrm{I}_{\mathrm{SS}}\) & Supply Current & & 35 & mA & 2 \\
\hline \(\mathrm{~B}_{\mathrm{V}}\) & \begin{tabular}{l} 
Break Down Voltage \\
(Segment only @ \(10 \mu \mathrm{~A})\)
\end{tabular} & & \(\mathrm{V}_{\mathrm{SS}}-26\) & V & \\
\hline \(\mathrm{P}_{\mathrm{D}}\) & Power Dissipation & 670 & mW & 3 \\
\hline
\end{tabular}

\section*{Electrical Characteristics}
\(\left(\mathrm{V}_{\mathrm{DD}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=+10.0 \mathrm{~V}\right.\) to \(+15.0,0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}\) )

\section*{Static Operating Conditions}
\begin{tabular}{l|l|c|c|c|c}
\hline Symbol & \multicolumn{1}{|c|}{ Parameter } & Min & Max & Units & Notes \\
\hline \(\mathrm{V}_{\mathrm{IL}}\) & Input Low Voltage, "0" & \(\mathrm{V}_{\mathrm{DD}}\) & \(0.2 \mathrm{~V}_{\mathrm{SS}}\) & V & \\
\hline \(\mathrm{V}_{\mathrm{IH}}\) & Input High Voltage, "1" & \(\mathrm{V}_{\mathrm{SS}}-1\) & \(\mathrm{~V}_{\mathrm{SS}}\) & V & 4 \\
\hline \(\mathrm{~V}_{\mathrm{OL}}\) & Output Voltage "0" @ \(30 \mu \mathrm{~A}\) & & \(0.2 \mathrm{~V}_{\mathrm{SS}}\) & V & 5 \\
\hline \(\mathrm{~V}_{\mathrm{OH}}\) & Output Voltage "1" @ 1.5 mA & \(0.8 \mathrm{~V}_{\mathrm{SS}}\) & & V & 5 \\
\hline \(\mathrm{I}_{\mathrm{OH}}\) & \begin{tabular}{l} 
Output Current "1" \\
Digit strobes
\end{tabular} & 3.0 & & mA & 6 \\
& Segment outputs & 10.0 & & mA & 7 \\
\hline \(\mathrm{I}_{\mathrm{SCAN}}\) & Scan Input Pullup Current @ 0 V & & 5.5 & mA & \\
\hline \(\mathrm{I}_{\mathrm{SCAN}}\) & Scan Input Pulldown Current @ 15 V & 2 & 40 & \(\mu \mathrm{~A}\) & \\
\hline \(\mathrm{I}_{\mathrm{SET}}\) & \(\overline{\mathrm{SET}}\) Input Pullup Current @ 0V & 5 & 60 & \(\mu \mathrm{~A}\) & \\
\hline
\end{tabular}

Note 1: With 150 pF capacitor to \(\mathrm{V}_{\mathrm{SS}}\) from counter BCD and register BCD inputs.
Note 2: \(I_{\text {sS }}\) with inputs and outputs open at \(0^{\circ} \mathrm{C} .33 \mathrm{~mA}\) at \(25^{\circ} \mathrm{C}\) and 28 mA at \(70^{\circ} \mathrm{C}\). This does not include segment current.
Total power per segment must be limited not to exceed power dissipation of package. ( \(\theta_{\mathrm{JA}}=100^{\circ} \mathrm{C} /\) Watt \()\)
Note 3: All outputs loaded.
Note 4: MIN \(V_{H H}\) from \(R_{A} R_{B} R_{C} R_{D} C_{A} C_{B} C_{C} C_{D}\) inputs is \(V_{S S}-2.5 \mathrm{~V}\). Those inputs have internal pulldown resistors to \(V_{D D}\).
Note 5: This applied to the push pull CMOS compatible outputs. Does not include digit strobes or segment outputs.
Note 6: For \(\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\mathrm{SS}}-2.0\) Volts. Average value over one digit cycle.
Note 7: For \(\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\mathrm{SS}}-3.0\) Volts. Average value over one digit cycle.

\section*{Timing}


Loading Counter, Register (1 Digit)


NOTE:
The inhibit function of the zero or equal outputs does not end when the Load Counter input goes to a "0" unless that transition occurs during interdigit blanking period at least \(2.0 \mu\) s prior to a positive transition of a digit output. This same timing restriction holds for Equal and Load Register.

Dynamic Operating Conditions
\begin{tabular}{l|l|c|c|c|c}
\hline Symbol & \multicolumn{1}{|c|}{ Parameter } & Min & Max & Units & Notes \\
\hline \(\mathrm{f}_{\mathrm{CI}}\) & Count Input Frequency & 0 & 1.00 & MHz & 8,9 \\
\hline \(\mathrm{f}_{\mathrm{SI}}\) & Scan Input Frequency & 0 & 20 & kHz & \\
\hline \(\mathrm{t}_{\mathrm{CPW}}\) & Count Pulse Width & 400 & & ns & 10 \\
\hline \(\mathrm{t}_{\mathrm{SPW}}\) & Store Pulse Width & 2.0 & & \(\mu \mathrm{~s}\) & \\
\hline \(\mathrm{t}_{\mathrm{SS}}\) & Store Setup Time & 0 & & \(\mu \mathrm{~s}\) & 11 \\
\hline \(\mathrm{t}_{\mathrm{CIS}}\) & Count Inhibit Setup Time & 0 & & \(\mu \mathrm{~s}\) & 11 \\
\hline \(\mathrm{t}_{\mathrm{UDS}}\) & Up/Down Setup Time & -0.75 & & \(\mu \mathrm{~s}\) & 11 \\
\hline \(\mathrm{t}_{\mathrm{CPW}}\) & Clear Pulse Width & 2.0 & & \(\mu \mathrm{~s}\) & 11 \\
\hline \(\mathrm{t}_{\mathrm{CS}}\) & Clear Setup Time & -0.5 & & \(\mu \mathrm{~s}\) & 11 \\
\hline \(\mathrm{t}_{\mathrm{OA}}\) & Zero Access Time & & 3.0 & \(\mu \mathrm{~s}\) & 11 \\
\hline \(\mathrm{t}_{\mathrm{OH}}\) & Zero Hold Time & & 1.5 & \(\mu \mathrm{~s}\) & 11 \\
\hline \(\mathrm{t}_{\mathrm{CA}}\) & Carry Access Time & 0.9 & & \(\mu \mathrm{~s}\) & 11 \\
\hline \(\mathrm{t}_{\mathrm{CH}}\) & Carry Hold Time & 2.0 & & \(\mu \mathrm{~s}\) & 12 \\
\hline \(\mathrm{t}_{\mathrm{EA}}\) & Equal Access Time & 1.5 & & \(\mu \mathrm{~s}\) & 11 \\
\hline \(\mathrm{t}_{\mathrm{EH}}\) & Equal Hold Time & \(1 / 6 \mathrm{f}_{\mathrm{SI}}\) & & \(\mu \mathrm{s}\) & 11 \\
\hline \(\mathrm{t}_{\mathrm{L}}\) & Load Time & & & \\
\hline
\end{tabular}

Note 8: Measured at 50\% duty cycle.
Note 9: If carry, equal, or zero outputs are used, the count frequency will be limited by their respective output times.
Note 10: The count pulse width must be greater than the carry access time when using the carry output.
Note 11: The positive edge of the count input is the \(t=0\) reference.
Note 12: Measured from negative edge of count input.

MIC50398/MIC50399

\section*{Six Decade Counter / Display Decoder}

\section*{General Description}

The MIC50398/9 is an ion-implanted, P-channel MOS six-decade synchronous up/down-counter/display driver with storage latches. The counter can be loaded digit-by-digit with BCD data. The counter has an asynchronous-clear function.

Scanning is controlled by the scan oscillator input which is self-oscillating or can be driven by an external signal. The contents of the counter can be transferred into the 6 -digit latch which is then multiplexed from MSD to LSD in BCD or 7 -segment format to the output. These devices are intended to interface directly with the standard CMOS logic families.

\section*{Features}
- Single power supply
- Schmitt-Trigger on the count-input
- Six decades of synchronous up/down counting
- Look-ahead carry or borrow
- Loadable counter
- Multiplexed seven-segment outputs MIC50398N
- Multiplexed BCD outputs, MIC50399N
- Internal scan oscillator

\section*{Pin Connection}


\section*{Ordering Information}
\begin{tabular}{|c|c|c|}
\hline Part Number & Temp. Range & Package \\
\hline MIC50398CN & \(0^{\circ} \mathrm{C}\) to \(70^{\circ} \mathrm{C}\) & 28 -pin Plastic DIP \\
\hline MIC50399CN & \(0^{\circ} \mathrm{C}\) to \(70^{\circ} \mathrm{C}\) & 28 -pin Plastic DIP \\
\hline
\end{tabular}

Segment Identification


\section*{Operations:}

\section*{Six Decade Counter, Latch}

The six decade counter is synchronously incremented or decremented on the positive edge of the count input signal. A Schmitt trigger on this input provides hysteresis for protection against both a noisy environment and double triggering due to a slow rising edge at the count input.

The count inhibit can be changed in coincidence with the positive transition of the count input. Count inhibit must remain high while the count input is high to inhibit counting.
The counter will increment when up/down input is high ( \(\mathrm{V}_{\text {SS }}\) ) and will decrement when up/down input is low. The up/down input can be changed \(0.75 \mu\) s prior to the positive transition of the count input.

The clear input is asynchronous and will reset all decades to zero when brought high but does not affect the six digit latch or the scan counter.

As long as store input is low, data is continuously transferred from the counter to the display. Data in the counter will be latched and displayed when store input is high. Store can be changed in coincidence with the positive transition of the count input.

The counter is loaded digit by digit corresponding to the digit strobe outputs. BCD thumb wheel switches with four diodes per decade connected between the digit strobe outputs and the \(B C D\) inputs is one method to supply BCD data for loading the counter decades.
The load counter pulse must be at \(\mathrm{V}_{S S} 2 \mu \mathrm{~s}\) prior to the positive transition of the digit strobe of the digit to be loaded. The load counter pulse may be removed after the positive transition of the digit strobe since the chip internally latches this signal. The BCD data to be loaded must be valid through the negative transition of the digit strobe.

\section*{Inputs, Outputs}

The seven segment outputs are open drain capable of sourcing 10 mA average current per segment over one digit cycle. Segments are on when at \(\mathrm{V}_{\mathrm{ss}}\). The Carry, Zero, BCD and digit strobe outputs are push pull and are on when at \(V_{\text {ss. }}\). All inputs except Counter BCD and SCAN inputs are high impedance CMOS compatible.

Two basic outputs originate from the counter: zero output, and carry output. Each output goes high on the positive \(\left(\mathrm{V}_{\mathrm{SS}}\right)\) going edge of the count input under the following conditions:
Zero output goes high for one count period when all decades contain zero. During a load counter operation the zero output is inhibited. Zero output is on the MIC50399 only.

The carry output goes high with the leading edge of the count input at the count of 000000 when counting up or at 999999 when counting down and goes low with the negative going edge of the same count input. During a load counter operation the carry output is inhibited.
A count frequency of 1.5 MHz can be achieved if the zero output and carry output are not used. These outputs do not respond at this frequency due to their output delay illustrated on the timing diagram.

\section*{BCD \& Seven Segment Outputs}

BCD or seven segment outputs are available. Digit strobes are decoded internally by a divide by six Johnson counter. This counter scans from MSD to LSD. By bringing the SET input low, this counter will be forced to the MSD decade count. During this time the segment outputs are blanked to protect against display burn out.
BCD outputs are valid for MSD when \(\overline{\text { SET }}\) is low. Applying \(V_{S S}\) to \(\overline{S E T}\) allows normal scan to resume. Digit 6 output is active \(\left(V_{S S}\right)\) until the next scan clock pulse brings up digit 5 output.
The segment outputs and digit strobes are blanked during the interdigit blanking time. Typically the interdigit blanking time is 3 to 10 microseconds when using the internal scan oscillator.

BCD output data changes at the beginning of the interdigit blanking time. Therefore the BCD output data is valid when the positive transition of a digit output occurs. BCD outputs are on MIC50399 only.

\section*{Scan Oscillator}

The counters have an internal scan oscillator. The frequency of the scan oscillator is determined by an external capacitor between \(\mathrm{V}_{S S}\) or \(\mathrm{V}_{\mathrm{DD}}\) and scan input. The wave form present on the scan oscillator input is triangular in the self oscillate mode. An external oscillator may also be used to drive the scan input.
In the external drive mode the interdigit blanking time will be the sum of the negative dwell period of the external oscillator and the normal self oscillate blanking time. ( \(3 \rightarrow 10 \mu \mathrm{~s}\) ). Display brightness can be controlled by the duty cycle of the external scan oscillator.

Typically, the scan oscillator will oscillate at the following frequencies with these nominal capacitor values from \(\mathrm{V}_{\mathrm{SS}}\) to scan input.
\begin{tabular}{|l|c|c|}
\hline \(\mathbf{C}_{\mathbb{N}}\) & Min & Max \\
\hline 820 pF & 1.4 kHz & 4.8 kHz \\
\hline 470 pF & 2.0 kHz & 6.8 kHz \\
\hline 120 pF & 7.0 kHz & 20 kHz \\
\hline
\end{tabular}

Functional Diagram


\section*{Absolute Maximum Ratings*}

Voltage on Any Terminal Relative to \(\mathrm{V}_{\text {Ss }} \quad+0.3 \mathrm{~V}\) to -20 V
Operating Temperature Range (Ambient)
\(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\)
Storage Temperature Range (Ambient) \(-40^{\circ} \mathrm{C}\) to \(+100^{\circ} \mathrm{C}\)
*Operating above absolute maximum ratings may damage the device.

\section*{Maximum Operating Conditions}
\begin{tabular}{l|l|c|c|c|c}
\hline Symbol & \multicolumn{1}{|c|}{ Parameter } & Min & Max & Units & Notes \\
\hline \(\mathrm{T}_{\mathrm{A}}\) & Operating Temperature & 0 & 70 & \({ }^{\circ} \mathrm{C}\) & \\
\hline \(\mathrm{V}_{\mathrm{SS}}\) & Supply voltage \(\left(\mathrm{V}_{\mathrm{DD}}=0 \mathrm{~V}\right)\) & 10 & 15 & V & \\
\hline \(\mathrm{I}_{\mathrm{SS}}\) & Supply Current & & 40 & mA & 1 \\
\hline \(\mathrm{~B}_{\mathrm{V}}\) & \begin{tabular}{l} 
Break Down Voltage \\
(Segment only @ \(10 \mu \mathrm{~A})\)
\end{tabular} & & \(\mathrm{V}_{\mathrm{SS}}-26\) & V & MIC50398 only \\
\hline \(\mathrm{P}_{\mathrm{D}}\) & Power Dissipation & & 670 & mW & 2 \\
\hline
\end{tabular}

\section*{Electrical Characteristics}
\(\left(\mathrm{V}_{\mathrm{DD}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=+10.0 \mathrm{~V}\right.\) to \(\left.+15.0,0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}\right)\)

\section*{Static Operating Conditions}
\begin{tabular}{l|l|c|c|c|c}
\hline Symbol & \multicolumn{1}{|c|}{ Parameter } & Min & Max & Units & Notes \\
\hline \(\mathrm{V}_{\mathrm{IL}}\) & Input Low Voltage, "0" & \(\mathrm{V}_{\mathrm{DD}}\) & \(0.2 \mathrm{~V}_{\mathrm{SS}}\) & V & \\
\hline \(\mathrm{V}_{\mathrm{IH}}\) & Input High Voltage, "1" & \(\mathrm{V}_{\mathrm{SS}}-1\) & \(\mathrm{~V}_{\mathrm{SS}}\) & V & 3 \\
\hline \(\mathrm{~V}_{\mathrm{OL}}\) & Output Voltage "0" @ \(30 \mu \mathrm{~A}\) & & \(0.2 \mathrm{~V}_{\mathrm{SS}}\) & V & 4 \\
\hline \(\mathrm{~V}_{\mathrm{OH}}\) & Output Voltage "1" @ 1.5 mA & \(0.8 \mathrm{~V}_{\mathrm{SS}}\) & & V & 4 \\
\hline \(\mathrm{I}_{\mathrm{OH}}\) & \begin{tabular}{l} 
Output Current "1" \\
Digit strobes
\end{tabular} & 3.0 & & mA & 5 \\
& Segment outputs & 10.0 & & mA & 6 \\
\hline \(\mathrm{I}_{\text {SCAN }}\) & Scan Input Pullup Current @ 0 V & & 5.5 & mA & \\
\hline \(\mathrm{I}_{\text {SCAN }}\) & Scan Input Pulldown Current @ 15 V & 2 & 40 & \(\mu \mathrm{~A}\) & \\
\hline \(\mathrm{I}_{\overline{\text { SET }}}\) & \(\overline{\text { SET Input Pullup Current @ 0V }}\) & 5 & 60 & \(\mu \mathrm{~A}\) & \\
\hline
\end{tabular}

Note 1: \(I_{\text {SS }}\) with inputs and outputs open at \(0^{\circ} \mathrm{C} .33 \mathrm{~mA}\) at \(25^{\circ} \mathrm{C}\) and 28 mA at \(70^{\circ} \mathrm{C}\). This does not include segment current. Total power per segment must be limited not to exceed power dissipation of package. \(\left(\theta_{\mathrm{JA}}=100^{\circ} \mathrm{C} /\right.\) Watt)

Note 2: All outputs loaded.
Note 3: MIN \(\mathrm{V}_{\mathrm{H}}\) from \(\mathrm{C}_{A} \mathrm{C}_{B} \mathrm{C}_{C} \mathrm{C}_{\mathrm{D}}\) inputs is \(\mathrm{V}_{S S}-3.5 \mathrm{~V}\). Those inputs have internal pulldown resistors to \(\mathrm{V}_{D D}\).
Note 4: This applied to the push pull CMOS compatible outputs. Does not include digit strobes on segment outputs.
Note 5: For \(\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {SS }}-2.0\) Volts. Average value over one digit cycle.
Note 6: For \(\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\mathrm{SS}}-3.0\) Volts. Average value over one digit cycle.

\section*{Timing}


\section*{Loading Counter, Register (1 Digit)}


Dynamic Operating Conditions
\begin{tabular}{c|l|c|c|c|c}
\hline Symbol & \multicolumn{1}{|c|}{ Parameter } & Min & Max & Units & Notes \\
\hline \(\mathrm{f}_{\mathrm{CI}}\) & Count Input Frequency & 0 & 1.5 & MHz & 7,8 \\
\hline \(\mathrm{f}_{\mathrm{SI}}\) & Scan Input Frequency & 0 & 20 & kHz & \\
\hline \(\mathrm{t}_{\mathrm{CPW}}\) & Count Pulse Width & 325 & & ns & 9 \\
\hline \(\mathrm{t}_{\mathrm{SPW}}\) & Store Pulse Width & 2.0 & & \(\mu \mathrm{~s}\) & \\
\hline \(\mathrm{t}_{\mathrm{SS}}\) & Store Setup Time & 0 & & \(\mu \mathrm{~s}\) & 10 \\
\hline \(\mathrm{t}_{\mathrm{CIS}}\) & Count Inhibit Setup Time & 0 & & \(\mu \mathrm{~s}\) & 10 \\
\hline \(\mathrm{t}_{\mathrm{UDS}}\) & Up/Down setup Time & -0.75 & & \(\mu \mathrm{~s}\) & 10 \\
\hline \(\mathrm{t}_{\mathrm{CPW}}\) & Clear Pulse Width & 2.0 & & \(\mu \mathrm{~s}\) & 10 \\
\hline \(\mathrm{t}_{\mathrm{CS}}\) & Clear Setup Time & -0.5 & & \(\mu \mathrm{~s}\) & 10 \\
\hline \(\mathrm{t}_{\mathrm{OA}}\) & Zero Access Time & & 3.0 & \(\mu \mathrm{~s}\) & \(10 \mathrm{MIC50399}\) only \\
\hline \(\mathrm{t}_{\mathrm{OH}}\) & Zero Hold Time & & 1.5 & \(\mu \mathrm{~s}\) & \(10 \mathrm{MIC50399}\) only \\
\hline \(\mathrm{t}_{\mathrm{CA}}\) & Carry Access Time & & 1.5 & \(\mu \mathrm{~s}\) & 10 \\
\hline \(\mathrm{t}_{\mathrm{CH}}\) & Carry Hold Time & \(1 / 6 \mathrm{f}_{\mathrm{SI}}\) & & \(\mu \mathrm{s}\) & 11 \\
\hline \(\mathrm{t}_{\mathrm{L}}\) & Load Time & & & 12 \\
\hline
\end{tabular}

Note 7: Measured at 50\% duty cycle.
Note 8: If carry or zero outputs are used, the count frequency will be limited by their respective output times.
Note 9: The count pulse width must be greater than the carry access time when using the carry output.
Note 10: The positive edge of the count input is the \(t=0\) reference.
Note 11: Measured from negative edge of count input.
Note 12: Time to load one digit.

\section*{General Description}

The MIC8030 is a CMOS high voltage liquid crystal display driver. Up to 38 segments can be driven from four CMOS level inputs (CLOCK, DATA IN, LOAD and CHIP SELECT). The MIC8030 is rated at 50V. Data is loaded serially into a shift register, and transferred to latches which hold the data until new data is received.

The backplane can be driven from external source, or the internal oscillator can be used. If the internal oscillator is used, the frequency of the backplane will be determined by an external resistor and capacitor. The oscillator need not be used if a DC output is desired.

\section*{Features}
- High Voltage Outputs capable of a driving up to 100 volt outputs from 5 to 15 volt logic
- Drives 30, 32, or 38 segments
- Cascadable
- On chip Oscillator or External Backplane Input
- CMOS construction for wide supply range and low power consumption
- Schmitt Triggers on all inputs
- CMOS, PMOS, and NMOS compatible

\section*{Applications}
- Dichroic and Standard Liquid Crystal Displays
- Flat Panel Displays
- Print Head Drives
- Vacuum Fluorescent Displays

\section*{Functional Diagram}


\section*{Ordering Information}
\begin{tabular}{|l|c|l|}
\hline Part Number & Temperature Range & Package \\
\hline MIC8030-01AEB & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & 44 -lead Cer Quad \\
\hline MIC8030-01CV & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & 44 -pin PLCC \\
\hline MIC8030-02CN & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & 48 -pin Plastic DIP \\
\hline
\end{tabular}
* AEB indicates units screened to MIL-STD 883, Method 5004, condition B, and burned-in for 1-week.

\section*{Pin Configuration 44-Pin Cer Quad - E 44-Pin LCC -L 44-Pin PLCC -V}


\section*{Functional Description}

With CHIP SELECT tied low, serial data is clocked into the shift register at each falling edge of the CLOCK input. Pulling LOAD high will cause a parallel loading of the shift register contents into the latches. If load is left high, the latches are transparent.

A logic "1" clocked into the shift register corresponds to that segment being on, and that segment is out of phase with the backplane.

The backplane may be externally driven or the internal oscillator can be used. If LCD \(\phi\) is externally driven, the backplane will be in phase with the input; LCD \(\phi\) OPT is not connected. The internal oscillator is used by shorting LCD \(\phi\) OPT to LCD , connecting a capacitor to ground, and a resistor to \(\mathrm{V}_{\mathrm{CC}}\). The frequency of the backplane will be \(1 / 256\) of the input frequency, and is given as: \(f=10 /[R(C+.0002)]\) at \(V_{D D}=5 \mathrm{~V}, \mathrm{R}\) in \(\mathrm{k} \Omega, \mathrm{C}\) in \(\mu \mathrm{F}\).

Example: \(\mathrm{R}=150 \mathrm{k} \Omega, \mathrm{C}=420 \mathrm{pF}: \mathrm{f}=108 \mathrm{~Hz}\)

\section*{Pin Configuration 48-Pin Plastic DIP - N}


For displays with more than 38 segments, two or more MIC8030 may be cascaded by connecting DATA OUT of the previous stage with DATA IN of the next stage; CLOCK, LOAD and CHIP SELECT of all following stages should be tied to the control lines of the first MIC8030/MIC8031. The backplane output of the first stage should be tied to LCD \(\phi\) of all following stages, the LCD \(\phi\) OPT must be left unconnected on those stages. If the internal oscillator is used, and \(\mathrm{V}_{\mathrm{BB}}>\) 50 V then an external \(330 \mathrm{k} \Omega\) resistor must be used between the BACKPLANE of the first stage and LCD \(\phi\) of all following stages.

Packaging options available include DATA OUT 30, 32 or 38 with the corresponding number of segments, and the availability of LCD \(\phi\) OPT. Types of packages include plastic and ceramic DIPs, surface mount packages, plastic and ceramic Leadless Chip Carriers and custom packaging.

\section*{Internal Oscillator Circuit}


\section*{Typical Application}

\section*{External Oscillator}


\section*{Internal Oscillator}

*Required if using MIC8031 with \(\mathrm{V}_{\mathrm{BB}}>50 \mathrm{~V}\).

\section*{Absolute Maximum Ratings}
\(V_{C C}\)
\(V_{B B}\) (MIC8030)
Inputs (CLK, DATA IN, LOAD, \(\overline{\mathrm{CS}}\) )
Inputs (LCDO)
Storage Temperature
Operating Temperature
Maximum Current into and out of any segment
Maximum Power Dissipation, any segment
Maximum Total power dissipation

75 V
\[
18 \mathrm{~V}
\]
-0.5 V to 18 V
-0.5 V to 50 V
\(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)

20 mA
50 mW
600 mW

DC Electrical Characteristics: \(\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~V}_{S S}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{BB}}=50 \mathrm{~V}(\mathrm{MIC3830}), \mathrm{V}_{\mathrm{BB}}=100 \mathrm{~V}\) (MIC3831), \(-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}\), unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Symbol & Parameter & Test Conditions & Min & Typ & Max & Units \\
\hline \multicolumn{7}{|l|}{POWER SUPPLY} \\
\hline \(\mathrm{V}_{\mathrm{CC}}\) & Logic Supply Voltage & MIC8030 & 4.5 & 5 & 5.5 & V \\
\hline \(\mathrm{V}_{\mathrm{CC}}\) & Logic Supply Voltage & MIC8031 & 4.5 & 5 & 16.5 & V \\
\hline \(\mathrm{V}_{\mathrm{BB}}\) & Display Supply Voltage & MIC8030 & 20 & 35 & 50 & V \\
\hline \(V_{B B}\) & Display Supply Voltage & MIC8031 & 20 & 35 & 100 & V \\
\hline \multirow[t]{2}{*}{ICC} & Supply Current (external oscillator) & Note 1 & & 35 & 250 & \multirow[t]{2}{*}{\(\mu \mathrm{A}\)} \\
\hline & Supply Current (internal oscillator) & Note 1 & & 35 & 250 & \\
\hline IBB & Display Driver Current & \(\mathrm{F}_{\mathrm{BP}}=100 \mathrm{~Hz}\) No Loads & & 7 & 100 & \(\mu \mathrm{A}\) \\
\hline \(\mathrm{I}_{\mathrm{BB}}\) & Display Driver Current & MIC8031, \(\mathrm{V}_{\mathrm{BB}}=100 \mathrm{~V}\) & & 20 & 200 & \(\mu \mathrm{A}\) \\
\hline \multicolumn{7}{|l|}{INPUTS (CLK, DATA IN, LOAD, \(\overline{\mathrm{CS}}\) )} \\
\hline \(\mathrm{V}_{\mathrm{IH}}\) & Input High Level & & \(\mathrm{V}_{\text {CC }}-1.5\) & \(\mathrm{V}_{\mathrm{CC}}-1.8\) & \(\mathrm{V}_{\mathrm{CC}}\) & V \\
\hline \(\mathrm{V}_{\text {IL }}\) & Input Low Level & & 0 & 2.5 & 2.0 & V \\
\hline \(\mathrm{I}_{\mathrm{L}}\) & Input Leakage Current & & & <1 & 5 & \(\mu \mathrm{A}\) \\
\hline \(\mathrm{C}_{1}\) & Input Capacitance & Note 2 & & 5 & 10 & pF \\
\hline \multicolumn{7}{|l|}{INPUT LCDO} \\
\hline \(\mathrm{V}_{\mathrm{IH}}\) & LCD0 Input High Level & Externally driven & \(0.9 \mathrm{~V}_{\text {CC }}\) & \(\mathrm{V}_{\mathrm{CC}}\) & 50 & V \\
\hline \(\mathrm{V}_{\text {IL }}\) & LCDO Input Low Level & Externally driven & -0.5V & 0 & \(0.1 \mathrm{~V}_{\text {CC }}\) & V \\
\hline ILCDO & LCD0 Leakage Current & \(\mathrm{V}_{\text {LCDO }}=15 \mathrm{~V}\) & & 2 & 10 & \(\mu \mathrm{A}\) \\
\hline ILCDO & LCD0 Leakage Current & \(\mathrm{V}_{\text {LCDO }}=35 \mathrm{~V}\) & & 6 & 100 & \(\mu \mathrm{A}\) \\
\hline ILCD0 & LCD0 Leakage Current & \(\mathrm{V}_{\text {LCDO }}=50 \mathrm{~V}\) & & & 1 & mA \\
\hline \multicolumn{7}{|l|}{CAPACITANCE LOADS (TYPICAL)} \\
\hline CLSEG & Segment Output & FBP \(<100 \mathrm{~Hz}\) & & & 100 & pF \\
\hline \(\mathrm{C}_{\text {LBP }}\) & Backplane Output & FBP < 100Hz & & & 4000 & pF \\
\hline V \({ }_{\text {OAVG }}\) & DC Bias (Average) Any Segment & FBP < 100Hz, Note 2 & & & +25 & mV \\
\hline \multicolumn{7}{|l|}{OUTPUT TO BACKPLANE} \\
\hline \(\mathrm{R}_{\text {SEG }}\) & Segment Output Impedance & \(\mathrm{I}_{\mathrm{L}}=100 \mu \mathrm{~A}\) & & 1.4 & 10 & \(\mathrm{k} \Omega\) \\
\hline \(\mathrm{R}_{\mathrm{BP}}\) & Backplane Output Impedance & \(\mathrm{I}_{\mathrm{L}}=100 \mu \mathrm{~A}\) & & 170 & 312 & \(\Omega\) \\
\hline \(\mathrm{R}_{\text {DATA OUT }}\) & Data Out Output Impedance & \(\mathrm{I}_{\mathrm{L}}=100 \mu \mathrm{~A}\) & & 1.8 & 3 & \(\mathrm{k} \Omega\) \\
\hline
\end{tabular}

Note 1: CMOS input levels. No loads.
Note 2: Guaranteed by design but not tested on a production basis.

AC Electrical Characteristics: \(\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{BB}}=50 \mathrm{~V},-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}\)
\begin{tabular}{|c|c|c|c|c|c|}
\hline Symbol & Parameter & Min & Typ & Max & Units \\
\hline teyc & Cycle Time & 500 & & & ns \\
\hline tol, tOH & Clock Pulse Width low/high & 250 & & & ns \\
\hline \(\mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}\) & Clock rise/fall & & & 1 & \(\mu \mathrm{s}\) \\
\hline \(t_{\text {DS }}\) & Data In Setup & 100 & & & ns \\
\hline \(\mathrm{t}_{\text {CSC }}\) & \(\overline{\mathrm{CS}}\) Setup to Clock & 100 & & & ns \\
\hline \(t_{\text {DH }}\) & Data Hold & 10 & & & ns \\
\hline tccs & \(\overline{\mathrm{CS}}\) Hold & 220 & & & ns \\
\hline \(\mathrm{t}_{\mathrm{CL}}\) & Load Pulse Setup & 250 & & & ns \\
\hline tLCS & \(\overline{\mathrm{CS}}\) Hold (rising load to rising \(\overline{\mathrm{CS}}\) ) & 200 & & & ns \\
\hline tLW & Load Pulse Width & 300 & & & ns \\
\hline tLC & Load Pulse Delay (falling load to falling clock) & 0 & & & ns \\
\hline \(\mathrm{t}_{\mathrm{CDO}}\) & Data Out Valid from Clock & & & 220 & ns \\
\hline \(\mathrm{t}_{\text {CSL }}\) & \(\overline{\text { CS }}\) Setup to LOAD & 0 & & & ns \\
\hline \(\mathrm{F}_{\mathrm{BP}}\) & Backplane Frequency & 50 & 100 & 2000 & Hz \\
\hline
\end{tabular}

\section*{Timing Diagram}



Logic Truth Table
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Data In & Clock & Chip Select & Load & \(Q_{1(S R)}\) & \(Q_{N(S R)}\) & \(\mathrm{Q}_{\text {N(DRIVER) }}\) \\
\hline X & X & 1 & X & NC & NC & \(\mathrm{Q}_{\mathrm{N}(\mathrm{L})}\) \\
\hline 0 & \(\uparrow\) & 0 & 0 & NC & NC & \(Q_{N(L)}\) \\
\hline 0 & \(\uparrow\) & 0 & 1 & NC & NC & \(\mathrm{Q}_{\mathrm{N}(\mathrm{L})}\) \\
\hline 0 & \(\downarrow\) & 0 & 0 & 0 & \(\mathrm{Q}_{\mathrm{N}}-1 \rightarrow \mathrm{Q}_{\mathrm{N}}\) & \(Q_{N(L)}\) \\
\hline 0 & \(\downarrow\) & 0 & 1 & 0 & \(\mathrm{Q}_{\mathrm{N}}-1 \rightarrow \mathrm{Q}_{\mathrm{N}}\) & \(\mathrm{Q}_{\mathrm{N}(\mathrm{SR})}\) \\
\hline 1 & \(\uparrow\) & 0 & 0 & NC & NC & \(Q_{N(L)}\) \\
\hline 1 & \(\uparrow\) & 0 & 1 & NC & NC & \(Q_{N(L)}\) \\
\hline 1 & \(\downarrow\) & 0 & 0 & 1 & \(Q_{N}-1 \rightarrow Q_{N}\) & \(Q_{N(L)}\) \\
\hline 1 & \(\downarrow\) & 0 & 1 & 1 & \(Q_{N}-1 \rightarrow Q_{N}\) & \(\mathrm{Q}_{\mathrm{N}(\mathrm{SR})}\) \\
\hline
\end{tabular}
\(\uparrow=\) Rising Edge, \(\downarrow=\) Falling Edge

\section*{V. F. Alphanumeric Display Controller}

Summary Information*

\section*{General Description}

The MIC10937 and MIC10957 Alphanumeric Display Controllers are MOS/LSI general purpose display controllers designed to interface to segmented displays (vacuum fluorescent or LED).
The MIC10937 and MIC10957 will drive displays with up to 16 characters with 14 or 16 segments plus a decimal point and comma tail. Segment decoding within each device provides for the ASCII character set (upper case only). No external driver circuitry is required for displays that operate on 20 mA of drive current up to 50 V . A \(16 \times 64\)-bit segment decoder provides internal ASCII character set decoding for the display.
The MIC10937 and MIC10957 are identical with the exception that the MIC10957 has two additional decodings for the decimal point and comma tail.

Micrel has received the rights from Rockwell International to manufacture and market this product and reproduce the specifications, including references to Rockwell.

\section*{Features}
- 16-character display with decimal point and comma tail
- 14 or 16 -segment drivers
- Up to 66 kHz data rate
- Direct digit drive and 20 mA at 50 V
- Supports vacuum fluorescent or LED displays
- \(64 \times 16\)-bit PLA provides segment decoding for ASCII character set (all caps only)
- Serial data input for 8-bit display and control data words
- 40-pin DIP or 44-pin PLCC

\section*{Ordering Information}
\begin{tabular}{|l|c|c|c|}
\hline Part Number & Drive & Temp. Range & Package \\
\hline MIC10937J-40 & 40 V & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & 44 -pin PLCC \\
\hline \begin{tabular}{l} 
MIC10937P-40/ \\
MIC10937P-50
\end{tabular} & 50 V & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & 40 -pin P-DIP \\
\hline \begin{tabular}{l} 
MIC10937PE-40/ \\
MIC10937PE-50
\end{tabular} & 50 V & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & 40 -pin P-DIP \\
\hline MIC10957J-40 & 40 V & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & 44 -pin PLCC \\
\hline \begin{tabular}{l} 
MIC10957P-40/ \\
MIC10957P-50
\end{tabular} & 50 V & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & 40 -pin P-DIP \\
\hline \begin{tabular}{l} 
MIC10957PE-40/ \\
MIC10957PE-50
\end{tabular} & 50 V & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & 40 -pin P-DIP \\
\hline
\end{tabular}
\(\dagger\) Dual-marked devices replace both 40 V and 50 V versions

\section*{Block Diagram}


\section*{V. F. Dot Matrix Display Controller}

\section*{Summary Information*}

\section*{General Description}

The MIC10938 and MIC10939 Dot Matrix Display Controller is a two-chip MOS/LSI general purpose display controller system designed to interface to dot matrix displays (vacuum fluorescent or LED).
The two-chip set will drive displays with up to 35 anodes (dots) and up to 20 grids (characters) plus a cursor. The chips can be cascaded to drive larger displays of as many as 80 characters.
An internal PLA-type decoder provides character decoding and dot pattern generation for the full 96 -character ASCII set and an additional 32 special characters.

Micrel has received the rights from Rockwell International to manufacture and market this product and reproduce the specifications, including references to Rockwell.

\section*{Features}
- 20-character display driver cascadable to 80 characters
- Standard \(5 \times 7\) character font
- Separate cursor driver output
- Direct drive capability for vacuum-fluorescent displays
- \(128 \times 35\) PLA provides segment decoding for full 96character ASCII set, plus 32 special characters
- Serial or parallel data input for 8 -bit display and control characters
- 40-pin DIP or 44-pin PLCC

\section*{Ordering Information}
\begin{tabular}{|l|c|c|}
\hline Part Number & Temperature Range & Package \\
\hline MIC10938J-50 & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & 44-pin PLCC \\
\hline MIC10938P-50 & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & 40 -pin P-DIP \\
\hline MIC10938PE-50 & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & 40 -pin P-DIP \\
\hline MIC10939J-50 & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & 44 -pin PLCC \\
\hline MIC10939P-50 & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & 40 -pin P-DIP \\
\hline MIC10939PE-50 & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & 40 -pin P-DIP \\
\hline
\end{tabular}
\(\ddagger\) Dual-marked devices replace both 40 V and 50 V versions

Block Diagram

* Contact Micrel for more information.


\section*{V. F. Dot Matrix Display Controller}

\section*{Summary Information*}

\section*{General Description}

The MIC10939, MIC10942, and MIC10943 Dot Matrix Display Controller is a three-chip MOS/LSI general purpose display controller system designed to interface to dot matrix displays (vacuum fluorescent or LED).
The three-chip set will drive displays with up to 46 anodes (dots) and up to 20 grids (characters) plus a cursor. The chips can be cascaded to drive larger displays of up to 80 characters.
An internal PLA-type decoder provides character decoding and dot pattern generation for the full 96 -character ASCII set and an additional 32 special characters.

Micrel has received the rights from Rockwell International to manufacture and market this product and reproduce the specifications, including references to Rockwell.

\section*{Block Diagram}

\section*{Features}
- 20-character display driver cascadable to 80 characters
- Standard \(5 \times 12\) character font
- Separate cursor driver output
- Two \(128 \times 23\) PLAs provides segment decoding for full 96 -character ASCII set, plus 32 special characters
- Serial or parallel data input for 8-bit display mode controls
- Brightness, refresh rate, and display mode controls
- 40-pin DIP or 44-pin PLCC (MIC10939)
- 28-pin DIP (MIC10942 and MIC10943)

Ordering Information
\begin{tabular}{|l|c|c|}
\hline Part Number & Temperature Range & Package \\
\hline MIC10939J-50 & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & 44 -Pin PLCC \\
\hline MIC10939P-50 & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & 40 -pin P-DIP \\
\hline MIC10939PE-50 & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & 40 -pin P-DIP \\
\hline MIC10942P-50 & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & 40 -pin P-DIP \\
\hline MIC10942PE-50 & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & 40 -pin P-DIP \\
\hline MIC10943P-50 & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & 40 -pin P-DIP \\
\hline MIC10943PE-50 & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & 40 -pin P-DIP \\
\hline
\end{tabular}


\section*{V. F. Alphanumeric and Bargraph Display Controller Summary Information*}

\section*{General Description}

The MIC10941 and MIC10939 Alphanumeric and Bargraph Display Controller is a two-chip MOS/LSI general purpose display controller system designed to interface with bargraph and segmented displays (vacuum fluorescent or LED).
The two-chip set will drive displays with up to 16 segments (plus decimal point and comma tail) and up to 20 grids (characters) plus a cursor. The chips can be cascaded to drive larger displays of 80 characters. Segment decoding for ASCII characters and bargraph patterns is accomplished through an internal PLA.

Micrel has received the rights from Rockwell International to manufacture and market this product and reproduce the specifications, including references to Rockwell.

\section*{Features}
- 20-character display driver cascadable to 80 characters
- Direct drive capability for vacuum-fluorescent displays
- \(128 \times 18\) PLA provides segment decoding for ASCII characters (all caps only) and bargraph patterns
- Serial or parallel data input for 8 -bit display and control characters
- Brightness, refresh rate, and display mode controls
- Separate cursor driver output
- 40-pin DIP or 44-pin PLCC (MIC10939)
- 24-pin DIP package (MIC10941)

\section*{Ordering Information}
\begin{tabular}{|l|c|l|}
\hline Part Number & Temperature Range & Package \\
\hline MIC10941P-50 & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & 24-pin P-DIP \\
\hline MIC10941PE-50 & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & 24-pin P-DIP \\
\hline MIC10939J-50 & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & 44-pin PLCC \\
\hline MIC10939P-50 & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & 40-pin P-DIP \\
\hline MIC10939PE-50 & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & 40-pin P-DIP \\
\hline
\end{tabular}

Block Diagram


\footnotetext{
* Contact Micrel for more information.
}


\section*{MIC10951}

\section*{V. F. Bargraph and Numeric Display Controller}

\section*{Summary Information*}

\section*{General Description}

The MIC10951 Bargraph and Numeric Display Controller is an LSI general purpose display controller designed to interface to bargraph and numeric displays (vacuum fluorescent or LED).
The MIC10951 will drive 16-segment bargraph or 7 -segment plus comma and decimal numeric displays with up to 16 display positions. The controller accepts command and data input words on a clocked serial input line. Commands control the on/off duty cycle, starting character position, and number of characters to display. Encoded data words display bargraph position (single segment or increasing bar length), numbers, comma, decimal, and selected upper and lower case letters. No external drive circuitry is required for displays that operate on 20 mA of drive current up to 50 V . A \(64 \times 16\)-bit segment decoder provides character set decoding for the display.

Micrel has received the rights from Rockwell International to manufacture and market this product and reproduce the specifications, including references to Rockwell.

Block Diagram

\section*{Features}
- 16 segment drivers plus decimal point and comma tail drivers
- 16 digit drivers
- Up to 66 kHz data rate
- Direct digit drive of 20 mA for up to 50 V displays
- Supports vacuum fluorescent or LED displays
- Serial data input for 8 -bit display and control data words
- \(64 \times 16\)-bit PLA provides segment decoding driving

Any 1 of 16 bargraphs segments
1 to 16 bargraph segments
Ten 7-segment numeric characters (0 through 9)
Comma and decimal
8 upper and lower case 7 -segment characters
- Command functions

Duty cycle adjust
Character position select
Number of characters
- 40-pin DIP package

\section*{Ordering Information}
\begin{tabular}{|l|c|c|c|}
\hline Part Number & Drive & Temp. Range & Package \\
\hline \begin{tabular}{l} 
MIC10951P-40/ \\
MIC10951P-50
\end{tabular} & 50 V & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & \(40-\) pin P-DIP \\
\hline \begin{tabular}{l} 
MIC10951PE-40/ \\
MIC10951PE-50
\end{tabular} & 50 V & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(40-\) pin P-DIP \\
\hline
\end{tabular}
† Dual-marked devices replace both 40 V and 50 V versions


MM5450/5451

\section*{LED Display Driver}

\section*{General Description}

The MM5450 and MM5451 LED display drivers are monolithic MOS IC's fabricated in an N-Channel, metal-gate process. The technology produces low threshold, enhancement mode, and ion-implanted depletion mode devices. These devices are available in packaged or die form, suitable for conventional packaging, hybrid assembly or chip on board technology.

A single pin controls the LED display brightness by setting a reference current through a variable resistor connected to \(V_{D D}\).

\section*{Applications}
- Industrial control indicator
- Relay driver
- Digital clock, thermometer, counter, voltmeter
- Instrumentation readouts

\section*{Features}
- Continuous brightness control
- Serial data input
- No load signal requirement
- Enable (on MM5450)
- Wide power supply operation
- TTL compatibility
- 34 or 35 outputs, 15 mA capability
- Alphanumeric capability
- Available in die or packaged form

\section*{Ordering Information}
\begin{tabular}{|l|c|c|}
\hline Part Number & Temp. Range & Package \\
\hline MM5450BN & -25 to \(+85^{\circ} \mathrm{C}\) & 40 -pin Plastic DIP \\
\hline MM5451BN & -25 to \(+85^{\circ} \mathrm{C}\) & 40 -pin Plastic DIP \\
\hline MM5450BV & -25 to \(+85^{\circ} \mathrm{C}\) & 44 -pin PLCC \\
\hline MM5451BV & -25 to \(+85^{\circ} \mathrm{C}\) & 44 -pin PLCC \\
\hline MM5450/51CY & 0 to \(+70^{\circ} \mathrm{C}\) & (die form) \\
\hline
\end{tabular}

Block Diagram


Figure 1.

\section*{Connection Diagram: Die}


Figure 2.
Connection Diagram: Dual-in-line Package



Figure 3a, 3b.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline & & \[
\begin{aligned}
& \stackrel{7}{5} \\
& \frac{1}{0} \\
& \frac{1}{2} \\
& \frac{2}{3}
\end{aligned}
\] & \[
\begin{aligned}
& \frac{6}{2} \\
& \stackrel{5}{5} \\
& \frac{5}{2} \\
& \frac{0}{2} \\
& 0
\end{aligned}
\] & \[
\begin{aligned}
& \circ \\
& \frac{0}{5} \\
& \frac{5}{0} \\
& \frac{2}{2} \\
& \frac{1}{5}
\end{aligned}
\] & \[
\begin{aligned}
& \stackrel{N}{E} \\
& \stackrel{-}{0} \\
& \stackrel{1}{2} \\
& \frac{0}{7}
\end{aligned}
\] & - & & \[
\begin{aligned}
& \infty \\
& \stackrel{\infty}{\overline{1}} \\
& \stackrel{\rightharpoonup}{2} \\
& \frac{1}{\square} \\
& 0
\end{aligned}
\] & \[
\begin{aligned}
& \stackrel{0}{+} \\
& \stackrel{-}{0} \\
& \frac{5}{2} \\
& \frac{1}{0}
\end{aligned}
\] & \[
\begin{aligned}
& \stackrel{\rightharpoonup}{1} \\
& \stackrel{-}{0} \\
& \stackrel{1}{2} \\
& \stackrel{1}{0}
\end{aligned}
\] & \[
\begin{aligned}
& \bar{N} \\
& \stackrel{1}{0} \\
& \stackrel{1}{2} \\
& \frac{1}{5} \\
& 0
\end{aligned}
\] & \[
\mathfrak{N}
\] & & \\
\hline &  & 6 & 5 & 4 & 3 & 2 & 1 & & & 42 & 41 & & & \\
\hline OUTPUT BIT 13 & 7 & & & & & & \(\bullet\) & & & & & & 39 & OUTPUT BIT 23 \\
\hline OUTPUT BIT 12 & 8 & & & & & & & & & & & & 38 & OUTPUT BIT 24 \\
\hline OUTPUT BIT 11 & 9 & & & & & & & & & & & & 37 & OUTPUT BIT 25 \\
\hline OUTPUT BIT 10 & 10 & & & & & & & & & & & & 36 & OUTPUT BIT 26 \\
\hline OUTPUT BIT 9 & 11 & & & & & & & & & & & & 35 & OUTPUT BIT 27 \\
\hline NC & 12 & & & & & & M545 & OBV & & & & & 34 & NC \\
\hline OUTPUT BIT 8 & 13 & & & & & & & & & & & & 33 & OUTPUT BIT 28 \\
\hline OUTPUT BIT 7 & 14 & & & & & & & & & & & & 32 & OUTPUT BIT 29 \\
\hline OUTPUT BIT 6 & 15 & & & & & & & & & & & & 31 & OUTPUT BIT 30 \\
\hline OUTPUT BIT 5 & 16 & & & & & & & & & & & & 30 & OUTPUT BIT 31 \\
\hline OUTPUT BIT 4 & 17 & & & & & & & & & & & & 29 & OUTPUT BIT 32 \\
\hline & & 18 & 19 & 20 & 21 & 22 & & & & & 27 & & & \\
\hline & & \[
\begin{aligned}
& \text { m } \\
& \stackrel{-}{\infty} \\
& \stackrel{1}{\circ} \\
& \stackrel{\rightharpoonup}{5} \\
& \hline 0
\end{aligned}
\] & \[
\begin{aligned}
& \text { N } \\
& \stackrel{1}{0} \\
& \stackrel{1}{2} \\
& \frac{1}{5} \\
& 0
\end{aligned}
\] & \[
\begin{aligned}
& \stackrel{\rightharpoonup}{5} \\
& \frac{1}{0} \\
& \frac{1}{\partial} \\
& \stackrel{\rightharpoonup}{亏}
\end{aligned}
\] &  & \[
\begin{aligned}
& 0 \\
& >
\end{aligned}
\] & & \[
\begin{aligned}
& \text { z } \\
& \text { ব} \\
& \text { O} \\
& \text { U }
\end{aligned}
\] & \[
\begin{aligned}
& \underset{Z}{z} \\
& \underset{甘}{\swarrow}
\end{aligned}
\] &  &  & \(\overline{0}\)
5
0
0
0 & & \\
\hline
\end{tabular}


Figure 4a, 4b.

\section*{Absolute Maximum Ratings}

Voltage at Any Pin
Operating Temperature
Storage Temperature
Power Dissipation
\begin{tabular}{rlr}
\(\mathrm{V}_{\text {SS }}\) to \(\mathrm{V}_{\text {SS }}+12 \mathrm{~V}\) & Junction Temperature & \(+150^{\circ} \mathrm{C}\) \\
\(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & Lead Temperature & \(300^{\circ} \mathrm{C}\) \\
\(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) & (max. soldering time is 10 seconds) & \\
560 mW at \(+85^{\circ} \mathrm{C}\) & & \\
1 W at \(+25^{\circ} \mathrm{C}\) & &
\end{tabular}

\section*{Electrical Characteristics}
\(\mathrm{T}_{\mathrm{A}}\) within operating range, \(\mathrm{V}_{\mathrm{DD}}=4.5 \mathrm{~V}\) to \(11.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}\) unless otherwise specified
\begin{tabular}{|c|c|c|c|c|c|}
\hline Parameter & Conditions & Min & Typ & Max & Units \\
\hline Power Supply & & 4.75 & & 11 & V \\
\hline Power Supply Current & Excluding Output Loads & & & 8.5 & mA \\
\hline ```
Input Voltages
    Logical "0" Level (V
    Logical "1" Level (V ( )
``` & \[
\begin{aligned}
& \pm 10 \mu \mathrm{~A} \text { Input Bias } \\
& 4.75 \leq \mathrm{V}_{\mathrm{DD}} \leq 5.25 \\
& \mathrm{~V}_{\mathrm{DD}}>5.25
\end{aligned}
\] & \[
\begin{gathered}
-0.3 \\
2.2 \\
\mathrm{~V}_{\mathrm{DD}}-2
\end{gathered}
\] & & \[
\begin{aligned}
& 0.8 \\
& V_{D D} \\
& V_{D D}
\end{aligned}
\] & \[
\begin{aligned}
& \text { V } \\
& \text { v } \\
& \text { v }
\end{aligned}
\] \\
\hline Brightness Input (Note 2) & & 0 & & 0.75 & mA \\
\hline \begin{tabular}{l}
Output Sink Current \\
Segment OFF \\
Segment ON
\end{tabular} & \[
\begin{aligned}
& \mathrm{V}_{\text {OUT }}=3.0 \mathrm{~V} \\
& \mathrm{~V}_{\text {OUT }}=1.0 \mathrm{~V}(\text { Note } 3) \\
& \text { Brightness Input }=0 \mu \mathrm{~A} \\
& \text { Brightness Input }=100 \mu \mathrm{~A} \\
& \text { Brightness Input }=750 \mu \mathrm{~A}
\end{aligned}
\] & \[
\begin{gathered}
0 \\
0 \\
2.0 \\
15
\end{gathered}
\] & 2.7 & \[
\begin{gathered}
10 \\
15 \\
10 \\
4 \\
25
\end{gathered}
\] & \begin{tabular}{l}
\(\mu \mathrm{A}\) \\
mA \\
\(\mu \mathrm{A}\) \\
mA \\
mA
\end{tabular} \\
\hline Brightness Input Voltage (Pin 19) & Input Current \(=750 \mu \mathrm{~A}\) & 3.0 & & 4.3 & V \\
\hline Output Matching (Note 1) & & & & \(\pm 20\) & \% \\
\hline \begin{tabular}{l}
Clock input \\
Frequency, \(f_{C}\) \\
High Time, \(\mathrm{t}_{\mathrm{H}}\) \\
Low Time, \(\mathrm{t}_{\mathrm{L}}\)
\end{tabular} & (Notes 5 and 6) & \[
\begin{aligned}
& 950 \\
& 950
\end{aligned}
\] & & 500 & \[
\begin{gathered}
\mathrm{kHz} \\
\mathrm{~ns} \\
\mathrm{~ns}
\end{gathered}
\] \\
\hline \begin{tabular}{l}
Data Input \\
Set-Up Time, \(\mathrm{t}_{\mathrm{DS}}\) \\
Hold Time, \(\mathrm{t}_{\mathrm{DH}}\)
\end{tabular} & & \[
\begin{aligned}
& 300 \\
& 300
\end{aligned}
\] & & & \[
\begin{aligned}
& \text { ns } \\
& \text { ns }
\end{aligned}
\] \\
\hline Data Enable Input Set-up Time, \(\mathrm{t}_{\text {DES }}\) & & 100 & & & ns \\
\hline Reset Pad Current (Die Version) & & 8 & & & \(\mu \mathrm{A}\) \\
\hline
\end{tabular}

Note 1: Output matching is calculated as the percent variation \(\left(I_{\text {MAX }}+I_{\text {MII }}\right) / 2\).
Note 2: With a fixed resistor on the brightness input pin, some variation in brightness will occur from one device to another. Maximum brightness input current can be 2 mA as long as Note 3 and junction temperature equation are complied with.
Note 3: See Figures 7, 8 and 9 for Recommended Operating Conditions and limits. Absolute maximum for each output should be limited to 40 mA .

Note 4: The \(\mathrm{V}_{\text {OUT }}\) voltage should be regulated by the user. See Figures 8 and 9 for allowable \(\mathrm{V}_{\text {Out }}\) vs. \(\mathrm{I}_{\text {Out }}\) operation.
Note 5: AC input waveform specification for test purpose: \(\mathrm{t}_{\mathrm{r}} \leq 20 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 20 \mathrm{~ns}, \mathrm{f}=500 \mathrm{kHz}, 50 \% \pm 10 \%\) duty cycle.
Note 6: Clock input rise and fall times must not exceed 300 ns .

\section*{Functional Description}

The MM5450 and MM5451 were designed to drive either 4 or 5 digit alphanumeric LED displays with the added benefit of requiring minimal interface with the display or data source.

Data is transferred serially via 2 signals; clock and serial data. Data transfer without the added inconvenience of an external load signal is accomplished by using a format of a leading " 1 " followed by the allowed 35 data bits. These 35 data bits are latched after the 36th has been transferred. This scheme provides non multiplexed, direct drive to the LED display. Characters currently displayed (thus, data output) changes only ifthe serial data bits differ from those previously transferred.

Control of the output current for LED displays provides for the display brightness. To prevent oscillations, a 1 nF capacitor should be connected to pin 19, brightness control.

The block diagram is shown in Figure 1. For the MIC5450, the DATA ENABLE is a metal option and is used instead of the 35 th output. The output current is typically 20 times greater that the current into pin 19 , which is set by an external variable resistor. There is an external reset connection shown which is available on unpackaged (die) units only.

Figure 2 illustrates the die "pinout", or pad location for bonding in "chip on board" applications.

Figure 5 shows the input data format. A leading " 1 " is followed by 35 bits of data. After the 36th had been transferred, a LOAD signal is generated synchronously with the clock high state. This loads the 35 bits of data into the latches. The low side of the clock is used to generate a RESET signal which clears all shift registers for the next set of data. All shift registers are static master-slave, with no clear for the master portion of the first register, allowing continuous operation.

There must be a complete set of 36 clocks or the shift registers will not clear.

When the chip first powers ON an internal power ON reset signal is generated which resets all registers and all latches. The START bit and the first clock return the chip to its normal operation.

Figure 3 and 4 show the pin-out of the MIC5450 and MIC5451. Bit 1 is the first bit following the start bit and it will appear on pin 18. A logical "1" at the input will turn on the appropriate LED.

Figure 5 shows the timing relationships between data, clock and DATA ENABLE. A max clock frequency of 0.5 MHz is assumed.

For applications where a lesser number of outputs are used, it is possible to either increase the current per output, or operate the part at higher than \(1 \mathrm{~V} \mathrm{~V}_{\text {OUT }}\). The following equation can be used for calculations.
\(\mathrm{Tj}=\left(\mathrm{V}_{\text {OUT }}\right)\left(\mathrm{I}_{\text {LED }}\right)\left(\mathrm{No}\right.\). of segments) \(\left(124^{\circ} \mathrm{C} / \mathrm{W}\right)+\mathrm{T}_{\mathrm{A}}\) where:
\(\mathrm{Tj}=\) junction temperature \(+150^{\circ} \mathrm{C}\) max
\(\mathrm{V}_{\text {out }}=\) the voltage at the LED driver outputs
\(\mathrm{I}_{\text {LED }}=\) the LED current
\(124^{\circ} \mathrm{C} / \mathrm{W}=\) thermal resistance of the package
\(\mathrm{T}_{\mathrm{A}}=\) ambient temperature
The above equation was used to plot Figures 7-9.


Figure 6. Input Data Format

\section*{Typical Performance Characteristics}


Figure 7.



Figure 8.

Figure 9.

\section*{Typical Applications}


Figure 10. Typical Application of Constant Current Brightness Control


Figure 11. Brightness Control Varying the Duty Cycle

\section*{Typical Applications}


Figure 12. Basic Electronically Tuned Radio System


Figure 13. Duplexing 8 Digits with One MM5450.

\title{
Application Note 7
}

\author{
Six Decade Counter／Display Totalizer
}

\section*{Introduction}

The Micrel MIC50395 was developed to provide counting system for most needs．This device consists of six，synchro－ nous，up down decade counters with a data store and an auxiliary storage register that may be compared with the counter value．The circuit is relatively insensitive to power supply variation，and can interface with CMOS logic using power supplies in the 10 to 15 volt range．Counting speeds up to 1.0 MHz are permissable and the circuits are readily cas－ caded．
The MIC50395 uses positive logic，i．e．，logic 1 is the more positive level in the following description：

\section*{DESCRIPTION OF OPERATION}

\section*{COUNTER}

The positive going edges of a pulse train at the COUNT input （pin 36）are standardized by an internal monostable to a fixed pulse width thereby giving only a minimum value to the time for which the input pulse must stay high．This pulse is applied synchronously to the six decades and if the UP／DOWN input is a logic 1 the counters will be incremented，if at logic 0 then the counters will be decremented．At any time the value in the counter will be set back to zero if the CLEAR COUNTER input goes to a logic 1 for \(2 \mu\) s or longer．This resetting action occurs whether or not there is a counting input pulse train by forcing the counters directly to 0 ．


Figure 1：Load Counter，Register Timing

In addition to resetting it is also possible to preset any desired value into the counter．This is done sequentially decade by decade，under control of the LOAD COUNTER command in the following manner．If LOAD COUNTER is taken to logic one a minimum of \(2 \mu \mathrm{~s}\) prior to the positive transition of the digit output of the digit being loaded，the chip will latch this command and the BCD data presented to the counter will be loaded upon the negative transition of the digit strobe．It is thus possible to load each of the 6 counters individually if required． While the counter is being loaded the counting input is inhibited．Internally the load counter command is synchro－ nized to the scan oscillator．Thus if LOAD COUNTER is brought to a logic zero in the middle of a digit strobe，the counter will remain inhibited until the next interdigit blanking time．A separate COUNT INHIBIT control is provided to stop the applied count inputs from being accepted while this signal is a logic 1 ．

The counter section has two control outputs，a CARRY from the most significant decade and a ZERO SIGNAL that indi－ cates when the counter contents are zero．These signals are suppressed during LOAD COUNTER operations to avoid a spurious output being given during a counter presetting operation．

\section*{COMPARISON AND REGISTER}

The six digit storage register may be preset to any value by bringing the LOAD REGISTER signal to logic 1．The preset－ ting sequence is exactly the same as for the counter．The value on the REGISTER BCD INPUTS being loaded decade by decade by the six digit signals in the order＂most significant＂ （digit 6）to＂least significant＂（digit 1）．The outputs of this register are compared continuously with the value currently in the counter；this comparison is made in parallel and not decade by decade．When the two values are the same an EQUAL signal is given，however，during presetting of either the counter or the register，the CARRY，ZERO and EQUAL signals are inhibited so that no false intermediate comparison result is given．Since the counter and the register have separate BCD inputs，both may be preset simultaneously if desired．The value held in the register can only be altered by the \(B C D\) inputs．The Count Input is not inhibited during load register operations．

\section*{DIGIT SCANNING AND OUTPUT FUNCTIONS}

The digit scan counter is timed from an internal oscillator which may be driven externally from the SCAN input．A capacitor attached from \(\mathrm{V}_{\mathrm{SS}}\) to this pin will determine the scan frequency when an external logic drive to this pin is not used． Internal circuitry gives a fixed delay to the DIGIT OUTPUT


Figure 2: Up/Down Count Timing
signal to ensure that there is a gap between each digit strobe, thus a "ghosting" effect in a displayed output due to the storage time of external display driver transistors is eliminated. This is the interdigit blanking time. Typically this time can range from 3 to \(10 \mu \mathrm{~s}\). SET input is used to force the digit strobe counter to the digit 6 position for purposes of synchronizing the counter output. The digit counter outputs are gated by the interdigit blanking period and appear as DIGIT STROBE OUTPUTS. The counter outputs are not directly multiplexed but are buffered by a 6 digit latch controlled by the STORE command. The outputs of the latch go directly to the output multiplexer, thus when the STORE signal is at logic 0 the counter contents are directly available, but as soon as STORE goes to logic 1 the value present as the signal changed is retained and subsequent changes in counter value are ignored. The contents of the store are read out, digit by digit the scan counter again performs this function in the order most significant to least significant - and appear on BCD OUT pins. The four bits in each BCD digit are encoded simultaneously to seven segment code and appear as SEGMENTS OUT and can be used to drive a suitable 7 segment display. The SET operation will also turn off these seven outputs, blanking the display, as well as setting the digit counter to digit 6 . This is to prevent possible destruction of an LED type display when SET is a prolonged signal. Frequently it is required to display only significant numbers, in which case taking the LZB control to a logic 0 will blank the leading zeros in the seven segment output.

\section*{INTERFACING WITH THE MIC50395}

The wide range of power supply, 10.0 to 15.0 V , makes the counting system particularly suitable for interfacing with CMOS logic.
A. Segment output-these transistors can source 10 mA from the \(\mathrm{V}_{S S}\) supply, there is no internal pull down to \(\mathrm{V}_{\mathrm{DD}}\) when the transistor is turned off. These transistors are capable of driving small LED displays directly via series resistors.
B. Digit outputs - a push pull configuration is used here as the most suitable arrangement for driving both external logic and display drivers. These outputs supply 3.0 mA max from \(\mathrm{V}_{\mathrm{SS}}\) and sink \(30 \mu \mathrm{~A}\) to \(\mathrm{V}_{\mathrm{DD}}\).
When higher power displays are used the segment outputs should be buffered by an emitter follower in order to provide the extra current.


Figure 3: Segment Driver


Figure 4: Digit Driver


Figure 5: Driving LED Displays Directly

The BCD OUTPUTS, EQUAL, ZERO and CARRY are also push-pull. Output drive capabilities are listed in the following table:
\begin{tabular}{l|l|l}
\hline \begin{tabular}{l} 
Segment Output \\
(Pins 4-10)
\end{tabular} & \(\mathrm{V}_{\mathrm{OL}}\) & \(\mathrm{V}_{\mathrm{OH}}\) \\
\hline \begin{tabular}{l} 
Digit Outputs \\
(Pins 24-29)
\end{tabular} & \begin{tabular}{l}
\(\mathrm{V}_{\mathrm{SS}}-3 \mathrm{~V}\) at 10 mA \\
(average over one \\
digit cycle)
\end{tabular} \\
\hline \begin{tabular}{l} 
Equal/Zero/Carry
\end{tabular} \\
\begin{tabular}{l} 
E. no load \\
(Pins 23, 39,38)
\end{tabular} & \begin{tabular}{l}
\(\mathrm{V}_{\mathrm{SD}}\) at no load \(30 \mu \mathrm{~A}\) \\
\(0.2 \mathrm{~V}_{\mathrm{SS}}\) at \(30 \mu \mathrm{~A}\)
\end{tabular} & \(\mathrm{~V}_{\mathrm{SS}}-2 \mathrm{~V}\) at 3.0 mA \\
\hline
\end{tabular}

The following inputs, COUNT, STORE, UP/DOWN, COUNT INHIBIT, CLEAR, LZB, and LOAD REGISTER have no internal current sources and must therefore be driven from sources that give correct logic 1 and 0 levels-open collector circuits, or switches without pull down resistors for example, may not be used. If any of the above functions are not required then those pins should be tied to the appropriate supply, that is to \(\mathrm{V}_{\mathrm{SS}}\) for logic 1 and \(\mathrm{V}_{\mathrm{DD}}\) for logic 0 . SET has an internal transistor that pulls the pin to \(\mathrm{V}_{\mathrm{SS}}\), if unconnected, thus the driving circuit should be able to sink this current, approximately \(60 \mu \mathrm{~A}\), when pulling the input to logic 0 . The COUNTER BCD and REGISTER BCD inputs have two internal transistors, one static and one switched as a precharge, that pull to


Figure 6: BCD Switch Matrix
\(\mathrm{V}_{\mathrm{DD}}\). The static current is \(<350 \mu \mathrm{~A}\) to \(\mathrm{V}_{\mathrm{DD}}\) when the input is taken to Vss: the dynamic current from \(\mathrm{V}_{\mathrm{SS}}\) is 1 mA while the transistor is on. The dynamic precharge ensures that even with the large capacitive loading and leakage current of a switch matrix at these pins, the correct data will be entered at the maximum digit scan frequency.
An example of a switch matrix input illustrates this operation. Six binary coded decimal switches are used, one for each decade, the switches being enabled by the corresponding DIGIT STROBE output, with the paralleled switch outputs connected to the COUNTER (or REGISTER) BCD inputs. The DIGIT STROBE outputs are separated by the interdigit blanking time and it is only during this time that the precharge transistors at the BCD inputs are all pulled to logic \(0\left(\mathrm{~V}_{\mathrm{DD}}\right)\). After this blanking time the next DIGIT STROBE output will in its turn switch to logic 1 (only one out of six is ever on) and pull those BCD inputs selected by the switch and diode matrix to


Figure 7: Scan Frequency vs. External
logic 1. This value is loaded into the corresponding register or counter stage, i.e. the switch matrix driven by DIGIT STROBE 6 will be loaded into MSB of the register or counter. As the DIGIT STROBE switches back to logic 0 the next interdigit blanking time begins and the inputs are all pulled back to logic 0 again by the internal precharge. It is possible for the DIGIT STROBE outputs to drive both the switch matrix and a display. If the COUNTER \& REGISTER BCD inputs are connected in parallel they may still be driven directly from the DIGIT STROBE outputs.

When the scan oscillator is free running the SCAN input may use an external capacitor to set the scanning frequency to a particular value. The signal seen at the pin is a ramp determined by the capacitance, followed by a period clamped at \(\mathrm{V}_{\mathrm{SS}}\). This period clamped at \(\mathrm{V}_{\mathrm{SS}}\) is determined by the internal oscillator and is the interd igit blanking period. During this time the DIGIT STROBE outputs are all turned off.
When the SCAN input is driven externally this fixed interdigit period remains plus the time at which the synchronizing signal is at logic 0 . Making the interdigit blanking time independent
of the external synchronizing signal requires only the addition of a resistor and capacitor.
Time \(A\) is the interdigit blanking time, time \(B\) should be greater than \(2 \mu \mathrm{~s}\)-a range of 2 to \(5 \mu \mathrm{~s}\) is suitable and time C may be from infinity to \(30 \mu \mathrm{~s}\). If time C is made too short then the interdigit blanking circuit never resets itself and will stay at logic 0 and no DIGIT STROBE outputs will appear.

\section*{TYPICAL MIC50395 APPLICATIONS}

\section*{BATCH CONTROL}

In many situations involving the metering of material, whether as a liquid, individual items or revolutions of a spindle, a two step operation is required for better efficiency. The flow is started at the maximum speed and at a preset point before the end of the operation a signal is required to slow down and eventually stop the equipment. Such applications could be as diverse as filling sacks with cement or controlling the turns on a transformer bobbin. A block diagram of such a system is presented. Pressing the start switch allows the input to the \(D\) flip flop to go to logic 1. This is clocked by the DIGIT STROBE 6 so that a synchronous signal at least one complete scan counter cycle long is obtained. This signal is used as LOAD COUNTER and LOAD REGISTER, the two controls being tied in parallel for simultaneous loading. It does not matter how long the load signal is as long as it is at least one scan cycle long and changes synchronously with the scan signal. The two values representing total quantity and "slow down"


Figure 8: External Drive To Scan Input


Figure 9: Batch Control
quantity are set on the digit switches and these values are loaded at the beginning of each cycle. Once the counter register loading is complete, a start signal is generated to set the equipment in operation. The train of pulses representing
the measured quantity is counted, the UP/ DOWN control is in the down mode. Thus with two quantities at, for example, 10,000 and 500, the counter starts off with 10,000 loaded and counts toward zero. When the counter reaches 500 an EQUAL signal is generated and this sets the signal controlling the brake. A further 500 pulses and the counter reaches zero, an output on the ZERO pin resets the start flip flop and the equipment is brought to reset awaiting a new start signal. In such an operation the display outputs would probably not be used.

This application can be extended by using the ZERO output to control the UP/DOWN input. The operation is identical but the start signal also sets a latch into the count down state. As ZERO is detected this latch is reset so that the counter mode is now up. Even with a braking facility there may be an "overrun" and the value now held in the counter and displayed is the extra quantity. The operator may now decide if this extra quantity is within the tolerance allowed for the job and to take whatever action is necessary.

\section*{POSITIONAL MEASUREMENT}

Positional measurement can readily be made using this circuit, the six decades gives considerable accuracy in one package. The two quadrature signals from a graticule type displacement measurement system must be converted to


Figure 10: Positional Measurement
count impulses and an UP/DOWN signal. If the measurement zero datum is in the middle of the measurement area then the following counting conditions arise:
\begin{tabular}{l|c|ll}
\hline \begin{tabular}{l} 
Direction \\
of Movement
\end{tabular} & \begin{tabular}{c} 
Displayed sign \\
+ or - \\
Of Datum
\end{tabular} & \begin{tabular}{l} 
Count \\
Direction
\end{tabular} & \\
\hline RIGHT & - & DOWN & \begin{tabular}{l} 
ZERO DATUM \\
RIGHT
\end{tabular} \\
\hline LEFT & + & UP & DOWSED \\
LEFT & - & UP & \begin{tabular}{l} 
ZERO DATUM \\
CROSSED
\end{tabular} \\
\hline
\end{tabular}

COUNT edge (Fig. 2) that ZERO has as much longer propagation delay than the EQUAL output. In the event that the register is not used it may be loaded with zeros-by giving a LOAD REGISTER command with the BCD inputs as zero and the EQUAL output then used as zero detect. This has the advantage of increasing the system speed for although the counter can accept inputs up to 1.0 MHz ; the propagation delay of the outputs is too long to allow a control signal to be changed between clock pulses at this counting rate. In this example UP/DOWN has to be controlled and using the faster output enables a higher counting speed to be used; if necessary in this case, approximately 600 kHz instead of 300 kHz .

\section*{GREATER THAN-LESS THAN DETECTION}

The availability of an EQUAL output facilitates the generation of greater than and less than signals. The only requirement is the circuit is set into the correct initial state. When the counter has the same value as the register, the generation of the "greater/less than" signal depends on the direction of count, i.e. from this EQUAL condition count up gives "greater than" and count down gives "less than". EQUAL is gated with UP and with DOWN and these are connected to the D inputs of two D flip flops that are both clocked by the counting pulse. As EQUAL is reached, the two flip flops are reset, but the next count pulse after the EQUAL condition will set one or the other flip flop, and thereby provide the appropriate signal.

\section*{AUTOMATIC STOP}

The COUNT INHIBIT input may be used to stop the counter automatically when the EQUAL or ZERO outputs are connected directly to this input. As EQUAL, for example, goes to a logic 1 , then further counting is inhibited when this signal is connected directly to COUNT INHIBIT. Since no more count inputs are accepted, the EQUAL value remains and blocks the counting action. The operation of CLEAR, LOAD REGISTER or LOAD COUNTER can be used to start the system counting again.


GREATER THAN

Figure 11: Less Than Greater Than

\section*{MIC8030/MIC8031 Application Hints on Compatibility with Display Drivers Produced by AMI and HOLT}

The MIC8030/MIC8031 can be made compatible with all bonding options of the Gould-AMI S4520 as well as all bonding options of the HOLT HI-8010. However, the high voltage supply must be positive with respect to ground for the MIC8030/MIC8031. Both AMI and HOLT use a negative High Voltage. See MIC8010/11/12/13 family for drop in replacements in existing sockets.
High Voltage Supply
\begin{tabular}{|l|c|c|c|}
\hline Device & Vmin & Vmax & \begin{tabular}{c} 
Absolute \\
Max
\end{tabular} \\
\hline MIC8031 & 20 V & 100 V & 110 V \\
MIC8030 & 20 V & 50 V & 75 V \\
HI-8010 & Vlogic-35V & +0.3 V & Vlogic-35V \\
S4520 & Vlogic-32V & +0.3 V & Vlogic-32V \\
\hline
\end{tabular}

Logic Power Supply
\begin{tabular}{|l|c|c|c|}
\hline Device & Vmin & Vmax & \begin{tabular}{c} 
Absolute \\
Max
\end{tabular} \\
\hline MIC8031 & 4.5 V & 16.5 V & 18 V \\
MIC8030 & 4.5 V & 5.5 V & 18 V \\
HII-8010 & 3.0 V & 18.0 V & 18 V \\
S4520 & 3.0 V & 16.0 V & 17 V \\
\hline
\end{tabular}

As can been seen above, the MIC8030/MIC8031 are superior to both AMI and HOLT in the voltage that can be applied to a Dichroic LCD display. Using the MIC8030/MIC8031 allows for a derating of \(50 \% / 70 \%\) if operated at 35 V ; the \(\mathrm{HI}-8010\) allows for no derating at 35 V and the S 4520 allows for no derating at 32 V .
When placing the MIC8030/MIC8031 in a pin compatible configuration on a board which previously used a HOLT or AMI device, care must be taken before changing the polarity of the High Voltage Supply, to reverse the direction of any polarized filter capacitor on the High Voltage line, as well check any other circuit (like a zener diode, etc) which contacts the High Voltage line.
The pin out drawings match the MIC8030/MIC8031 to the S4520. By moving the No-Connect, from pin 41 to pin 13 and shifting the displaced signals clockwise, the pin out can be matched.

Other pin outs that can be matched are the S4520A, S4520B, S4520C, S4520S, S4520F, S4520G, HI-8010L5, HI-8010L6, HI-8010L7, HI-8010C5, HI-8010C6, and the HI-8010C7. Other packaging options are available, all options must use a positive \(\mathrm{V}_{\mathrm{BB}}\).


\section*{Table of Contents}

\section*{Section 9: Operational Amplifiers and Comparators}
MIC6211 Itty \({ }^{\text {Bitty }}{ }^{\text {TM }}\) Operational Amplifier ..... 9-2
MIC6251/6252 IttyBitty \({ }^{\text {TM }}\) Instrumentation Amplifiers ..... 9-8
MIC6270 IttyBitty \({ }^{\text {TM }}\) Comparator ..... 9-13

\section*{General Description}

The MIC6211 IttyBitty \({ }^{\text {TM }}\) op amp is a general-purpose, highperformance, single- or split-supply, operational amplifier in a space-saving, surface-mount package.
The MIC6211 operates from 4V to 32V, single or differential (split) supply. The input common-mode range includes ground. The device features a 2.5 MHz unity gain bandwidth, \(6 \mathrm{~V} / \mu \mathrm{s}\) slew rate, and is internally unity-gain compensated.
Inputs are protected against reverse polarity (input voltage less than \(V-\) ) and ESD (electrostatic discharge). Output is current limited for both sourcing and sinking. Output short circuits of unlimited duration are allowed, provided the power dissipation specification is not exceeded.
The MIC6211 is available in the tiny, 5-lead SOT-23-5 sur-face-mount package.

\section*{Features}
- 4 V to 32 V operation
- Small footprint package
- Unity gain stable
- 2.5 MHz unity gain bandwidth
- \(6 \mathrm{~V} / \mu \mathrm{s}\) typical slew rate
- Short circuit protected

\section*{Applications}
- Analog blocks
- Active filtering

\section*{Ordering Information}
\begin{tabular}{|l|c|c|}
\hline Part Number & Temperature Range & Package \\
\hline MIC6211BM5 & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & SOT-23-5 \\
\hline
\end{tabular}

\section*{Pin Configuration}


\section*{Functional Configuration}


SOT-23-5 (M5)

\section*{Pin Description}
\begin{tabular}{|c|c|l|}
\hline Pin Number & Pin Name & Pin Function \\
\hline 1 & OUT & Amplifier Output \\
\hline 2 & V- & \begin{tabular}{l} 
Negative Supply: Negative supply for split supply application or ground for \\
single supply application.
\end{tabular} \\
\hline 3 & IN + & Noninverting Input \\
\hline 4 & IN - & Inverting Input \\
\hline 5 & V+ & Positive Supply \\
\hline
\end{tabular}

\section*{Absolute Maximum Ratings}

Supply Voltage ( \(\mathrm{V}_{\mathrm{V}_{+}}-\mathrm{V}_{\mathrm{V}_{-}}\))
36 V or \(\pm 18 \mathrm{~V}\)
Differential Input Voltage \(\left(\mathrm{V}_{\mathrm{IN}_{+}}-\mathrm{V}_{\mathrm{IN}-}\right)\)
\(\ldots . . . . . . . . . . . . . . . . . ~ \pm 36 \mathrm{~V}\)
Input Voltage ( \(\mathrm{V}_{\mathrm{IN}_{+}}, \mathrm{V}_{\mathrm{IN}}\) )
\(\left(\mathrm{V}_{\mathrm{V}-}-0.3 \mathrm{~V}\right)\) to \(\mathrm{V}_{\mathrm{V}_{+}}\)
Output Short Circuit Current Duration \(\qquad\)

\section*{Operating Ratings}

Supply Voltage 4 V to 32 V
Ambient Temperature Range .................... \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) SOT-23-5 Thermal Resistance ( \(\theta_{\mathrm{JA}}\) ) \(.220^{\circ} \mathrm{C} / \mathrm{W}\) (mounted to printed circuit board)

\section*{Electrical Characteristics (Differential Supply)}
\(\mathrm{V}+=+15 \mathrm{~V}, \mathrm{~V}-=-15 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=0 \mathrm{~V} ; \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega ; \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\), bold values indicate \(-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}, \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{j} ;\) unless noted
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Symbol & Parameter & Condition & Min & Typ & Max & Units \\
\hline \(\mathrm{V}_{\text {OS }}\) & Input Offset Voltage & & & 2 & 7 & mV \\
\hline \(\mathrm{TCV}_{\text {OS }}\) & Average Input Offset Drift & Note 1 & & 7 & & \(\mu \mathrm{V} /{ }^{\circ} \mathrm{C}\) \\
\hline \(\mathrm{I}_{\mathrm{B}}\) & Input Bias Current & & & 50 & 250 & nA \\
\hline \(\mathrm{l}_{\mathrm{os}}\) & Input Offset Current & & & 8 & 30 & nA \\
\hline \(\mathrm{V}_{\text {CM }}\) & Input Voltage Range & & \[
\begin{aligned}
& +13.5 \\
& -15.0
\end{aligned}
\] & \[
\begin{aligned}
& \hline+13.8 \\
& -15.3
\end{aligned}
\] & & \[
\begin{aligned}
& \mathrm{V} \\
& \mathrm{v}
\end{aligned}
\] \\
\hline CMRR & Common Mode Rejection Ratio & \(\mathrm{V}_{\mathrm{CM}}=+13.5 \mathrm{~V},-15.0 \mathrm{~V}\) & 65 & 100 & & dB \\
\hline PSRR & Power Supply Rejection Ratio & \(\mathrm{V}_{\mathrm{S}}= \pm 2.5 \mathrm{~V}\) to \(\pm 15 \mathrm{~V}\) & 65 & 110 & & dB \\
\hline \(\mathrm{A}_{\text {VOL }}\) & Large Signal Voltage Gain & \(\mathrm{V}_{\mathrm{O}}= \pm 10 \mathrm{~V}\) & 25 & 180 & & V/mV \\
\hline \(\mathrm{V}_{\text {OUT }}\) & Maximum Output Voltage Swing & & \(\pm 12.5\) & \(\pm 14\) & & V \\
\hline \(\mathrm{B}_{\mathrm{w}}\) & Bandwidth & & & 2.5 & & MHz \\
\hline \(\mathrm{S}_{\mathrm{R}}\) & Slew Rate & & & 6 & & V/us \\
\hline \(\mathrm{I}_{\mathrm{SC}}\) & Output Short Circuit Current & Sourcing or sinking & 30 & 50 & & mA \\
\hline Is & Supply Current & & & 1.3 & 2.0 & mA \\
\hline
\end{tabular}

\section*{Electrical Characteristics (Single Supply)}
\(\mathrm{V}+=+5 \mathrm{~V}, \mathrm{~V}-=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=0.1 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\), bold values indicate \(-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}, \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{j}}\); unless noted
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Symbol & Parameter & Condition & Min & Typ & Max & Units \\
\hline \(\mathrm{V}_{\mathrm{OS}}\) & Input Offset Voltage & & & 2 & 7 & mV \\
\hline \(\mathrm{TCV}_{\text {OS }}\) & Average Input Offset Drift & Note 1 & & 7 & & \(\mu \mathrm{V} /{ }^{\circ} \mathrm{C}\) \\
\hline \(\mathrm{I}_{\mathrm{B}}\) & Input Bias Current & & & 65 & 250 & nA \\
\hline \(\mathrm{l}_{\mathrm{OS}}\) & Input Offset Current & & & 8 & 30 & nA \\
\hline \(\mathrm{V}_{\mathrm{CM}}\) & Input Voltage Range & & \[
\begin{gathered}
+3.5 \\
0
\end{gathered}
\] & \[
\begin{aligned}
& +3.7 \\
& -0.3
\end{aligned}
\] & & \[
\begin{aligned}
& \mathrm{V} \\
& \mathrm{~V}
\end{aligned}
\] \\
\hline CMRR & Common Mode Rejection Ratio & \(\mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V}\) to 3.5 V & 45 & 70 & & dB \\
\hline PSRR & Power Supply Rejection Ratio & \(\mathrm{V}_{\mathrm{S}}= \pm 2.5 \mathrm{~V}\) to \(\pm 15 \mathrm{~V}\) & 65 & 105 & & dB \\
\hline \(\mathrm{A}_{\text {VOL }}\) & Large Signal Voltage Gain & \(\mathrm{V}_{\mathrm{O}}=1.5 \mathrm{~V}\) to \(3.5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k}\) & 15 & 170 & & V/mV \\
\hline \(\mathrm{V}_{\text {OUT }}\) & Maximum Output Voltage Swing & \[
\begin{aligned}
& \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \text { to } \mathrm{GND} \\
& \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \text { to }+5 \mathrm{~V}
\end{aligned}
\] & +3.8 & \[
\begin{array}{r}
+4.0 \\
+1.0 \\
\hline
\end{array}
\] & +1.2 & \[
\begin{aligned}
& \mathrm{V} \\
& \mathrm{~V}
\end{aligned}
\] \\
\hline \(\mathrm{I}_{\mathrm{SC}}\) & Output Short Circuit Current & Sourcing or sinking & 20 & 40 & & mA \\
\hline \(\mathrm{I}_{S}\) & Supply Current & & & 1.2 & 1.8 & mA \\
\hline
\end{tabular}

General Note: Devices are ESD protected; however, handling precautions are recommended.
Note 1: Not production tested.

\section*{Typical Characteristics}




Power Supply Rejection


0.1 Hz to 10 Hz Noise


Wideband Noise


\section*{Functional Diagram}


\section*{Applications Information}

\section*{Common-Mode Range and Output Voltage}

The input common-mode range of the MIC6211 is from the negative supply voltage to 1.2 V below the positive supply voltage. The output voltage swings within 1 V of the positive and negative supply voltage.

\section*{Voltage Buffer}

Figure 1 shows a standard voltage follower/buffer. The output voltage equals the input voltage. This circuit is used to buffer a high impedance signal source. This circuit works equally well with single or split supplies.


Figure 1. Voltage Buffer

\section*{Inverting Amplifier}

Figure 2 shows an inverting amplifier with its gain set by the ratio of two resistors. This circuit works best with split supplies, but will perform with single supply systems if the noninverting input (+ input) is biased up above ground.


Figure 2. Inverting Amplifer

\section*{Voltage Controlled Current Sink}

Figure 3 is a voltage controlled current sink. A buffer transistor forces current through a programming resistor until the feedback loop is satisfied. Current flow is \(\mathrm{V}_{\mathrm{IN}} / R\). This circuit works with single or split supplies.


Figure 3. Voltage Controlled Current Sink

\section*{High-Pass Filter}

Figure 4 is an active filter with \(20 \mathrm{~dB}(10 \times)\) gain and a lowfrequency cutoff of 10 Hz . The high gain-bandwidth of the MIC6211 allows operation beyond 100kHz. This filter configuration is designed for split supplies.


Figure 4a. High-Pass Filter


Figure 4b. High-Pass Filter Response

\section*{Summing Amplifier}

Figure 5 is a single supply summing amplifier. In this configuration, the output voltage is the sum of V 1 and V 2 , minus the sum of V3 and V4. By adding more resistors to either the inverting or non-inverting input, more voltages may be summed. This single supply version has one important restriction: the sum of V1 and V2 must exceed the sum of V3 and V 4 , since the output voltage cannot pull below zero with only a single supply.


All resistors are equal.
\(\mathrm{V}_{\text {OUT }}=\mathrm{V} 1+\mathrm{V} 2-\mathrm{V} 3-\mathrm{V} 4\)
\(V 1+V 2>V 3+V 4\) for single supply operation
Figure 5. Summing Amplifier

\section*{General Description}

The MIC6251and MIC6252 are IttyBitty \({ }^{\text {™ }}\) instrumentation amplifiers for use as follows:
MIC6251 \(\qquad\) \(+2,+1,-1\) gain amplifier
MIC6252 \(\qquad\) \(+0.5,+1\) gain amplifier; average value amplifier
The MIC6251 and MIC6252 instrumentation amplifiers operate from from 4 V to 32 V . Both can use a single or differential (split) supply. These amplifiers feature internal, well-matched, gain setting resistors and an input common-mode range that includes the negative supply (ground).
The MIC6251/2 is available in the tiny SOT-23-5 surface mount package.

\section*{Features}
- 4 V to 32 V operation
- Small footprint package
- Internally compensated
- 2 MHz bandwidth
- 6V/us typical slew rate
- Short circuit protected

\section*{Applications}
- Analog blocks
- Summing amplifier
- Gain block

\section*{Ordering Information}
\begin{tabular}{|c|c|c|c|}
\hline Part Number & Marking & Temperature & Range Package \\
\hline MIC6251BM5 & A51 & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & SOT-23-5 \\
\hline MIC6252BM5 & A52 & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & SOT-23-5 \\
\hline
\end{tabular}

\section*{Functional Configuration}


MIC6251


MIC6252

\section*{Pin Configuration}


SOT-23-5 (M5)

\section*{Pin Description}
\begin{tabular}{|c|c|l|}
\hline Pin Number & Pin Name & Pin Function \\
\hline 1 & OUT & Amplifier Output \\
\hline 2 & V- & \begin{tabular}{l} 
Negative Supply: Negative supply for split supply application or ground for \\
single supply application.
\end{tabular} \\
\hline 3 & IN + & Noninverting Input: See "Electrical Characteristics: Note 1." \\
\hline 4 & IN- & Inverting Input: See "Electrical Characteristics: Note 1." \\
\hline 5 & V+ & Positive Supply \\
\hline
\end{tabular}

\section*{Absolute Maximum Ratings}

Supply Voltage ( \(\mathrm{V}_{\mathrm{V}_{+}}-\mathrm{V}_{\mathrm{V}_{-}}\))............................ 36 V or \(\pm 18 \mathrm{~V}\)
Differential Input Voltage \(\left(\mathrm{V}_{\mathrm{IN}+}-\mathrm{V}_{\mathrm{IN}-}\right)\) \(\qquad\)
Input Voltage \(\left(\mathrm{V}_{\mathrm{IN}_{+}}, \mathrm{V}_{\mathrm{IN}-}\right)\)....................... \(\mathrm{V}_{\mathrm{V}_{-}}-0.3 \mathrm{~V}\) to \(\mathrm{V}_{\mathrm{V}_{+}}\)
Output Short Circuit Current Duration

\section*{Operating Ratings}

Supply Voltage
4 V to 32 V
Ambient Temperature Range \(\qquad\)
SOT-23-5 Thermal Resistance ( \(\theta_{\mathrm{JA}}\) )
\(220^{\circ} \mathrm{C} / \mathrm{W}\)

\section*{Electrical Characteristics (Differential Supply)}
\(\mathrm{V}_{\mathrm{V}_{+}}=+15 \mathrm{~V}, \mathrm{~V}_{\mathrm{V}_{-}}=-15 \mathrm{~V} ; \mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V}\), Note \(1 ; \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\), bold values indicate \(-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}, \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{j}\); unless noted.
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Symbol & Parameter & Condition & Min & Typ & Max & Units \\
\hline \(\mathrm{G}_{\mathrm{E}}\) & Gain Error & \[
\begin{aligned}
& \text { MIC6251: } A_{V}=2, V_{O}= \pm 10 \mathrm{~V} \\
& \text { MIC6252: } A_{V}=0.5, V_{O}= \pm 10 \mathrm{~V}
\end{aligned}
\] & & \[
\begin{aligned}
& 0.3 \\
& 0.3
\end{aligned}
\] & \[
\begin{aligned}
& 0.5 \\
& 0.5
\end{aligned}
\] & \[
\begin{aligned}
& \hline \% \\
& \%
\end{aligned}
\] \\
\hline \(\mathrm{G}_{\text {NL }}\) & Gain Non-linearity & \[
\begin{aligned}
& \text { MIC6251: } A_{V}=2, V_{O}= \pm 10 \mathrm{~V} \\
& \text { MIC6252: } A_{V}=0.5, V_{O}= \pm 10 \mathrm{~V}
\end{aligned}
\] & & \[
\begin{aligned}
& 0.01 \\
& 0.01
\end{aligned}
\] & & \[
\begin{aligned}
& \% \\
& \%
\end{aligned}
\] \\
\hline \(\mathrm{V}_{\text {OS }}\) & Offset Voltage & MIC6251: Referred to output MIC6252: Referred to output & & \[
\begin{aligned}
& 4 \\
& 2
\end{aligned}
\] & \[
\begin{gathered}
14 \\
7
\end{gathered}
\] & \[
\begin{aligned}
& \mathrm{mV} \\
& \mathrm{mV}
\end{aligned}
\] \\
\hline \(\mathrm{TCV}_{\text {OS }}\) & Average Offset Drift & & & 7 & & \(\mu \mathrm{V} /{ }^{\circ} \mathrm{C}\) \\
\hline \(\mathrm{I}_{\mathrm{B}}\) & Input Bias Current & & & 50 & 250 & nA \\
\hline \(\mathrm{V}_{\mathrm{CM}}\) & Input Voltage Range, Differential & Note 3 & & \(\pm 25\) & & V \\
\hline & Input Volt. Range, Common Mode & & \(\pm 13.5\) & \(\pm 13.8\) & & V \\
\hline CMRR & Common Mode Rejection Ratio & \(\Delta \mathrm{V}_{\mathrm{CM}}=27 \mathrm{~V},-13.5 \mathrm{~V}\) to +13.5 V & 65 & 100 & & dB \\
\hline PSRR & Power Supply Rejection Ratio & \(\Delta \mathrm{V}_{\mathrm{S}}=25 \mathrm{~V}, \pm 15 \mathrm{~V}\) to \(\pm 2.5 \mathrm{~V}\) & 65 & 110 & & dB \\
\hline \(\mathrm{V}_{\text {OUT }}\) & Maximum Output Voltage Swing & \(\mathrm{R}_{\mathrm{L}}=2 \mathrm{k}\) & \(\pm 12.5\) & \(\pm 14\) & & V \\
\hline \(\mathrm{B}_{\mathrm{W}}\) & Bandwidth & & & 2 & & MHz \\
\hline \(\mathrm{S}_{\mathrm{R}}\) & Slew Rate & & & 6 & & V/ \(/ \mathrm{s}\) \\
\hline \(\mathrm{I}_{\text {S }}\) & Supply Current & & & 1.3 & 2.0 & mA \\
\hline
\end{tabular}

General Note : Devices are ESD protected; however, handling precautions are recommended.
Note 1: IN+ and IN- pins on the MIC6252 are interchangeable.
Note 2: Gain setting resistors are ratio-matched but have a \(\pm 20 \%\) absolute tolerance
Note 3: Limit input current to 1 mA .

\section*{Typical Characteristics}






Common-Mode Rejection Ratio



Short Circuit Current vs. Temperature



MIC6251 Large-Signal Transient Response


MIC6252 Large-Signal Transient Response


MIC6251 Small-Signal Transient Response



\section*{General Description}

The MIC6270 is a precision voltage comparator with an offset voltage specification of 5 mV maximum.
The MIC6270 is designed to operate from a single 2 V to 36 V power supply. Operation from split power supplies is also possible. Its low supply current drain is independent of the magnitude of the supply voltage.
This comparator also features an input common-mode voltage range that includes ground. Inputs are protected against reverse polarity (input voltage less than V-) and ESD.
The MIC6270 has an open-collector output that directly interfaces with TTL, CMOS, and other types of logic. Several MIC6270 outputs can be connected together for wired-OR logic. The output also features an internal pull-up current source that can be used instead of an external load in some applications.

\section*{Features}
- 2 V to 36 V supply
- \(300 \mu \mathrm{~A}\) supply current independent of supply
- \(25 n \mathrm{~A}\) input bias current
- \(\pm 5 \mathrm{nA}\) input offset current
- \(\pm 3 \mathrm{mV}\) input offset voltage
- Input common-mode voltage range includes ground
- Differential input voltage range equal to the power supply voltage
- 250 mV at 4 mA output saturation voltage
- Output compatible with TTL, DTL, ECL, MOS, and CMOS logic

\section*{Applications}
- Limit comparators
- A/D converters
- Pulse, square wave, time delay generators
- Wide range VCO
- MOS clock timers
- Multivibrators and high-voltage digital logic gates

\section*{Ordering Information}
\begin{tabular}{|l|c|c|}
\hline Part Number & Temperature Range & Package \\
\hline MIC6270BM5 & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & SOT-23-5 \\
\hline
\end{tabular}

\section*{Functional Configuration}


SOT-23-5 (M5)

Pin Description
\begin{tabular}{|c|c|l|}
\hline Pin Number & Pin Name & Pin Function \\
\hline 1 & OUT & Comparator Output: \\
\hline 2 & V- & \begin{tabular}{l} 
Negative Supply: Negative supply for split supply application or ground for \\
single supply application.
\end{tabular} \\
\hline 3 & IN + & Noninverting Input: \\
\hline 4 & IN - & Inverting Input: \\
\hline 5 & V+ & Positive Supply: \\
\hline
\end{tabular}

\section*{Absolute Maximum Ratings}

Supply Voltage ( \(\mathrm{V}_{\mathrm{V}_{+}}-\mathrm{V}_{\mathrm{V}_{-}}\)). .36 V or \(\pm 18 \mathrm{~V}\)
Differential Input Voltage ( \(\mathrm{V}_{\mathrm{IN}_{+}}-\mathrm{V}_{\mathrm{IN}}\) ) ...................... \(\pm 36 \mathrm{~V}\)
Input Voltage \(\qquad\) -0.3 V to +36 V
Input Current \(\left(\mathrm{V}_{\mathrm{IN}}<-0.3 \mathrm{~V}\right)\)...................................... 50 mA
Output Short-Circuit to GND, Note 1 \(\qquad\)
Storage Temperature Range .................. \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
Lead Temperature (soldering, 10 secs.) \(\qquad\)

\section*{Operating Ratings}

\author{
Supply Voltage \\ ... \\ \(\qquad\)
}

\section*{Electrical Characteristics}
\(\mathrm{V}+=5 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\), bold values indicate \(-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}, \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{j}}\); unless noted
\(\left.\begin{array}{l|l|l|c|c|c|c}\hline \text { Symbol } & \text { Parameter } & \text { Condition } & \text { Min } & \text { Typ } & \text { Max } & \text { Units } \\ \hline \mathrm{V}_{\mathrm{OS}} & \text { Input Offset Voltage } & \text { Note 2 } & & 5 & \mathrm{mV} \\ \mathrm{mV}\end{array}\right]\)

General Note: Devices are ESD protected; however, handling precautions are recommended.
Note 1: A short circuit from OUT to \(\mathrm{V}+\) can cause excessive heating and damage the device. The maximum short circuit output current (OUT to \(\mathrm{V}-\) ) is approximately 20 mA , independent of \(\mathrm{V}_{\mathrm{V}_{+}}\).
Note 2: Measured at the output switch point where \(\mathrm{V}_{\text {OUT }} \cong 1.4 \mathrm{Vdc}\) with \(\mathrm{R}_{S}=0 \Omega, \mathrm{~V}+=5 \mathrm{Vdc}\) to 30 Vdc , and over the full input common-mode range ( 0 Vdc to \(\mathrm{V}_{+}-1.5 \mathrm{Vdc}\) ).
Note 3: The direction of input current is out of the device due to its PNP input.
Note 4: The input common-mode voltage, \(\mathrm{V}_{\mathbb{I}+}\), or \(\mathrm{V}_{\mathbb{I N}}\), must not go below -0.3 V . The upper end of the common-mode voltage range is \(\mathrm{V}_{+}-1.5 \mathrm{~V}\) at \(25^{\circ} \mathrm{C}\), but either or both inputs can go to +36 Vdc without damage, independent of of \(\mathrm{V}_{\mathrm{V}_{+}}\).
Note 5: The response time measured using a 100 mV input step with 5 mV overdrive. With greater overdrive, \(300 \mu \mathrm{~s}\) can be obtained. See "Typical Characteristics."
Note 6: Positive excursions of input voltage may exceed the power supply level. As long as the other voltage remains within the common-mode range, the comparator will provide a proper output state. The low input voltage state must not be below -0.3 Vdc (or 0.3 Vdc below \(\mathrm{V}_{\mathrm{V}-}\) ).

\section*{Typical Characteristics}


Output Response Time vs. Overdrive (Test Circuit)





\section*{Table of Contents}

\section*{Section 10: General Purpose Products}
General Purpose Products Selection Guide ..... 10-2
MIC1555/1557 IttyBittyTM RC Timer / Oscillator ..... 10-3
MIC2660 IttyBitty \({ }^{\text {TM }}\) Charge Pump ..... 10-11
LM4040/4041 Precision Micropower Shunt Voltage Reference ..... 10-16

\footnotetext{
* Summary information. For full details, contact Micrel.
} IttyBitty \({ }^{\text {TM }}\) Charge Pump


MIC1555 IttyBittyTM RC Timer/ Oscillator (T10)


MIC1557 IttyBitty \({ }^{\text {TM }}\) RC
Oscillator (T11)


MIC2660 IttyBitty \({ }^{\text {TM }}\) Charge
Pump (C10)


LM4040, LM4041 Fixed
Shunt Regulator
Application (Rxx)


LM4041 Adjustable Shunt Regulator
Application (Rxx)


\section*{General Description}

The MIC1555 IttyBitty \({ }^{\text {TM }}\) CMOS RC timer/oscillator and MIC1557 IttyBitty CMOS RC oscillator are designed to provide rail-to-rail pulses for precise time delay or frequency generation.
The devices are similar in function to the industry standard " 555 ", without a frequency control ( \(\mathrm{F}_{\mathrm{C}}\) ) pin or an opencollector discharge (D) pin. The threshold pin (TH) has precedence over the trigger (TR) input, ensuring that the BiCMOS output is off when TR is high.
The MIC1555 may be used as an astable (oscillator) or monostable (one-shot) with separate threshold and trigger inputs. In the one-shot mode, the output pulse width is precisely controlled by an external resistor and a capacitor. Time delays may be accurately controlled from microseconds to hours. In the oscillator mode, the output is used to provide precise feedback, with a minimum of one resistor and one capacitor producing a \(50 \%\) duty cycle square wave.
The MIC1557 is designed for astable (oscillator) operation only, with a chip select/reset (CS) input for low power shutdown. One resistor and one capacitor provide a \(50 \%\) duty cycle square wave. Other duty-cycle ratios may be produced using two diodes and two resistors.
The MIC1555/7 is powered from a +2.7 V to +18 V supply voltage.
The MIC1555/7 is available in the SOT-23-5 5-lead package, and is rated for \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) ambient temperature range.

\section*{Features}
- +2.7 V to +18 V operation
- Low current
\(<1 \mu \mathrm{~A}\) typical shutdown mode (MIC1557)
\(200 \mu \mathrm{~A}\) typical (TRG and THR low) at 3 V supply
- Timing from microseconds to hours
- TTL compatible inputs and output
- "Zero" leakage trigger and threshold inputs
- \(50 \%\) square wave with one Resistor, one Capacitor
- Threshold precedence over trigger input
- <15 output on resistance
- No output cross-conduction current spikes
- <0.005\%/ \({ }^{\circ} \mathrm{C}\) temperature stability
- <0.055\%/V supply stability
- Small SOT-23-5 surface mount package

\section*{Applications}
- Precision timer
- Pulse generation
- Sequential timing
- Time-delay generation
- Missing pulse detector
- Micropower oscillator to 5MHz
- Charge-pump driver
- LED blinker
- Voltage converter
- Linear sweep generator
- Variable frequency and duty cycle oscillator
- Isolated feedback for power supplies

\section*{Ordering Information}
\begin{tabular}{|l|c|c|}
\hline Part Number & Temperature Range & Package \\
\hline MIC1555BM5 & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & SOT-23-5 \\
\hline MIC1557BM5 & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & SOT-23-5 \\
\hline
\end{tabular}

\section*{Typical Applications}


Monostable (One-Shot)


Astable (Oscillator)

\section*{Pin Configuration}
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{\multirow[t]{2}{*}{}} & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{}} & \multicolumn{2}{|l|}{\[
\]} \\
\hline & & & & \multicolumn{2}{|c|}{Identification} \\
\hline Part Number & Identification & \multirow[t]{2}{*}{\[
\underset{\text { TRG }}{\stackrel{4}{4}}
\]} & \multirow[t]{2}{*}{\[
\frac{7}{T H}
\]} & \multirow[t]{2}{*}{\(\stackrel{4}{\text { VS }}\)} & \multirow[t]{3}{*}{\[
\begin{aligned}
& \square \\
& \frac{5}{\text { OUT }}
\end{aligned}
\]} \\
\hline MIC1555BM5 & T10 & & & & \\
\hline MIC1557BM5 & T11 & & & & \\
\hline & & & & & \\
\hline
\end{tabular}

\section*{Pin Description}
\begin{tabular}{|c|c|c|l|}
\hline \begin{tabular}{c} 
Pin Number \\
MIC1555
\end{tabular} & \begin{tabular}{c} 
Pin Number \\
MIC1557
\end{tabular} & Pin Name & Pin Function \\
\hline 1 & 4 & VS & Supply (Input): +2.7 to +18 V supply. \\
\hline 2 & 2 & GND & Ground: Supply return. \\
\hline & 3 & CS & Chip Select/Reset (Input): Active high at \(2 / 3 \mathrm{~V}_{\mathrm{S}}\). Output off when low \(\left(<\mathrm{V}_{\mathrm{S}} / 3\right)\). \\
\hline 3 & 5 & OUT & Output: CMOS totem-pole output. \\
\hline 4 & & TRG & Trigger (Input): Sets output high. Active low (at \(\leq 2 / 3 \mathrm{~V}_{\mathrm{S}}\) nominal). \\
\hline 5 & 1 & THR & \begin{tabular}{l} 
Threshold (Dominant Input): Sets output low. Active high (at \(\geq 2 / 3 \mathrm{~V}_{\mathrm{S}}\) nomi- \\
nal).
\end{tabular} \\
\hline & T/T & \begin{tabular}{l} 
Trigger/Threshold (Input): Internally connected to both threshold and trigger \\
functions. See TRG and THR.
\end{tabular} \\
\hline
\end{tabular}

\section*{Absolute Maximum Ratings}

Supply Voltage ( \(\mathrm{V}_{\mathrm{S}}\) ) \(+22 \mathrm{~V}\)

Trigger Voltage \(\left(\mathrm{V}_{T R G}, \mathrm{~V}_{\mathrm{T} / T}\right)\) \(+22 \mathrm{~V}\)
Ambient Temperature Range .................... \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)
Lead Temperature, Soldering \(\qquad\) \(300^{\circ} \mathrm{C}\) for 10 s

\section*{Operating Ratings}

Supply Voltage ( \(\mathrm{V}_{\mathrm{S}}\) ) .................................... +2.7 V to +18 V
Package Thermal Resistance
SOT-23-5 \(\theta_{\mathrm{JA}}\)
\(220^{\circ} \mathrm{C} / \mathrm{W}\)
SOT-23-5 \(\theta_{\mathrm{Jc}}\)
\(130^{\circ} \mathrm{C} / \mathrm{W}\)

\section*{Electrical Characteristics}
\begin{tabular}{|c|c|c|c|c|c|}
\hline Parameter & Condition (Note 1) & Min & Typ & Max & Units \\
\hline \multirow[t]{2}{*}{Supply current} & \(\mathrm{V}_{\mathrm{S}}=5 \mathrm{~V}\) & & 250 & 300 & \(\mu \mathrm{A}\) \\
\hline & \(\mathrm{V}_{\mathrm{S}}=15 \mathrm{~V}\) & & 300 & 400 & \(\mu \mathrm{A}\) \\
\hline \multirow[t]{2}{*}{Monostable Timing Accuracy} & \(\mathrm{R}_{\mathrm{A}}=10 \mathrm{k}, \mathrm{C}=0.1 \mu \mathrm{~F}, \mathrm{~V}_{\mathrm{S}}=5 \mathrm{~V}\) & & 2 & & \% \\
\hline & \(\mathrm{R}_{\mathrm{A}}=10 \mathrm{k}, \mathrm{C}=0.1 \mu \mathrm{~F}, \mathrm{~V}_{\mathrm{S}}=5 \mathrm{~V}\) & 858 & & 1161 & \(\mu \mathrm{s}\) \\
\hline \multirow[t]{3}{*}{Monostable Drift over Temp} & \(\mathrm{V}_{\mathrm{S}}=5 \mathrm{~V},-55 \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}\), Note 2 & & 100 & & ppm \(/{ }^{\circ} \mathrm{C}\) \\
\hline & \(\mathrm{V}_{\mathrm{S}}=10 \mathrm{~V},-55 \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}\), Note 2 & & 150 & & ppm \(/{ }^{\circ} \mathrm{C}\) \\
\hline & \(\mathrm{V}_{S}=15 \mathrm{~V},-55 \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}\), Note 2 & & 200 & & ppm \(/{ }^{\circ} \mathrm{C}\) \\
\hline Monostable Drift over Supply & \(\mathrm{V}_{\mathrm{S}}=5 \mathrm{~V}\) to 15 V , Note 2 & & 0.5 & & \%/V \\
\hline \multirow[t]{2}{*}{Astable Timing Accuracy} & \(\mathrm{R}_{\mathrm{A}}=\mathrm{R}_{\mathrm{B}}=10 \mathrm{k}, \mathrm{C}=0.1 \mu \mathrm{~F}, \mathrm{~V}_{\mathrm{S}}=5 \mathrm{~V}\) & & 2 & & \% \\
\hline & \(\mathrm{R}_{\mathrm{A}}=\mathrm{R}_{\mathrm{B}}=10 \mathrm{k}, \mathrm{C}=0.1 \mu \mathrm{~F}, \mathrm{~V}_{\mathrm{S}}=5 \mathrm{~V}\) & 1717 & & 2323 & \(\mu \mathrm{s}\) \\
\hline Maximum Astable Frequency & \(\mathrm{R}_{\mathrm{T}}=1 \mathrm{k}, \mathrm{C}_{\mathrm{T}}=47 \mathrm{pF}, \mathrm{V}_{\mathrm{s}}=8 \mathrm{~V}\) & & 5 & & MHz \\
\hline \multirow[t]{3}{*}{Astable Drift over Temp} & \(\mathrm{V}_{\mathrm{S}}=5 \mathrm{~V},-55 \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}\), Note 2 & & 100 & & ppm \(/{ }^{\circ} \mathrm{C}\) \\
\hline & \(\mathrm{V}_{\mathrm{S}}=10 \mathrm{~V},-55 \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}\), Note 2 & & 150 & & ppm \(/{ }^{\circ} \mathrm{C}\) \\
\hline & \(\mathrm{V}_{S}=15 \mathrm{~V},-55 \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}\), Note 2 & & 200 & & ppm \(/{ }^{\circ} \mathrm{C}\) \\
\hline Astable Drift over Supply & \(\mathrm{V}_{\mathrm{S}}=5 \mathrm{~V}\) to 15 V , Note 2 & & 0.5 & & \%/V \\
\hline Threshold Voltage & \(\mathrm{V}_{\mathrm{S}}=15 \mathrm{~V}\) & 61 & 67 & 72 & \% \(\mathrm{V}_{\mathrm{S}}\) \\
\hline Trigger Voltage & \(\mathrm{V}_{\mathrm{S}}=15 \mathrm{~V}\) & 27 & 32 & 37 & \% \(\mathrm{V}_{\text {S }}\) \\
\hline Trigger Current & \(\mathrm{V}_{\mathrm{S}}=15 \mathrm{~V}\) & & & 50 & nA \\
\hline Threshold Current & \(\mathrm{V}_{\mathrm{S}}=15 \mathrm{~V}\) & & & 50 & nA \\
\hline Chip Select & \(\mathrm{V}_{\mathrm{S}}=15 \mathrm{~V}\) & 61 & 67 & 72 & \% \(\mathrm{V}_{\text {S }}\) \\
\hline \multirow[t]{2}{*}{Output Voltage Drop} & \(\mathrm{V}_{\mathrm{S}}=15 \mathrm{~V}, \mathrm{I}_{\text {SINK }}=20 \mathrm{~mA}\) & & 0.4 & 1.25 & V \\
\hline & \(\mathrm{V}_{\mathrm{S}}=5 \mathrm{~V}, \mathrm{I}_{\text {SINK }}=3.2 \mathrm{~mA}\) & & 0.2 & 0.5 & V \\
\hline \multirow[t]{2}{*}{Output Voltage Drop} & \(\mathrm{V}_{\mathrm{S}}=15 \mathrm{~V}\), \(\mathrm{I}_{\text {SOURCE }}=20 \mathrm{~mA}\) & 14.1 & 14.7 & & V \\
\hline & \(\mathrm{V}_{\text {S }}=5 \mathrm{~V}\), \(\mathrm{I}_{\text {SOURCE }}=3.2 \mathrm{~mA}\) & 3.8 & 4.7 & & V \\
\hline Supply Voltage & Functional Oper., Note 2 & 2.7 & & 18 & V \\
\hline Output Rise Time & \(R_{L}=10 \mathrm{M}, \mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}, \mathrm{V}_{S}=5 \mathrm{~V}\), Note 2 & & 15 & & ns \\
\hline Output Fall Time & \(R_{L}=10 \mathrm{M}, \mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}, \mathrm{V}_{\mathrm{S}}=5 \mathrm{~V}\), Note 2 & - & 15 & - & ns \\
\hline
\end{tabular}

General Note: Devices are ESD protected, however handling precautions are recommended.
Note 1: Typical values at \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\). Minimum and maximum values at \(-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}\).
Note 2: Not tested.

\section*{Typical Characteristics Note 1}




\section*{Functional Diagrams}


\section*{MIC1555 Block Diagram with External Components (Monostable Configuration)}

\section*{Functional Description}

Refer to the block diagrams.
The MIC1555/7 provides the logic for creating simple RC timer or oscillator circuits.
The MIC1555 has separate THR (threshold) and TRG (trigger) connections for monostable (one-shot) or astable (oscillator) operation.
The MIC1557 has a single T/T (threshold and trigger) connection for astable (oscillator) operation only. The MIC1557 includes a CS (chip select/reset) control.

\section*{Supply}

VS (supply) is rated for +2.7 V to +18 V . An external capacitor is recommended to decouple noise.

\section*{Resistive Divider}

The resistive voltage divider is constructed of three equal value resistors to produce \(1 / 3 \mathrm{~V}_{\mathrm{S}}\) and \({ }^{2} / 3 \mathrm{~V}_{\mathrm{S}}\) voltage for trigger and threshold reference voltages.

\section*{Chip Select/Reset (MIC1557 only)}

CS (chip select/reset) controls the bias supply to the oscillator's internal circuitry. CS must be connected to logic high or logic low. Floating CS will result in unpredictable operation. When the chip is deselected, the supply current is less than \(1 \mu \mathrm{~A}\). Forcing CS low resets the MIC1557 by setting the flip flop, forcing the output low.

\section*{Threshold Comparator}

The threshold comparator is connected to \(S\) (set) on the RS flip-flop. When the threshold voltage \(\left(2 / 3 \mathrm{~V}_{\mathrm{S}}\right)\) is reached, the flip-flop is set, making the output low. THR is dominant over TRG.


\section*{MIC1557 Block Diagram with External Components (Astable Configuration)}

\section*{Trigger Comparator}

The trigger comparator is connected to \(R\) (reset) on the RS flip-flop. When TRG (trigger) goes below the trigger voltage \(\left(1 / 3 \mathrm{~V}_{\mathrm{S}}\right)\), the flip-flop resets, making the output high.

\section*{Flip-Flop and Output}

A reset signal causes \(Q\) to go low, turning on the P-channel MOSFET and turning off the N -channel MOSFET. This makes the output rise to nearly \(\mathrm{V}_{\mathrm{S}}\).
A set signal causes \(Q\) to go high, turning off the \(P\)-channel MOSFET, and turning on the N -channel MOSFET, grounding OUT.

\section*{Basic Monostable Operation}

Refer to the MIC1555 functional diagram.
A momentary low signal applied to TRG causes the output to go high. The external capacitor charges slowly through the external resistor. When \(\mathrm{V}_{\text {THR }}\) (threshold voltage) reaches \({ }^{2 / 3}\) \(V_{S}\), the output is switched off, discharging the capacitor.

\section*{Basic Astable Operation}

Refer to the MIC1557 functional diagram.
The MIC1557 starts with T/T low, causing the output to go high. The external capacitor charges slowly through the external resistor. When \(\mathrm{V}_{\mathrm{T} / \mathrm{T}}\) reaches \({ }^{2} / 3 \mathrm{~V}_{\mathrm{S}}\) (threshold voltage), the output is switched off, slowly discharging the capacitor. When \(\mathrm{V}_{T / T}\) decreases to \(1 / 3 \mathrm{~V}_{\mathrm{S}}\) (trigger voltage), the output is switched on, causing \(\mathrm{V}_{\mathrm{T} / \mathrm{T}}\) to rise again, repeating the cycle.

\section*{Application Information}

\section*{Basic Monostable (One-Shot) Circuit}

A monostable oscillator produces a single pulse each time that it is triggered, and is often referred to as a "one-shot". The pulse width is constant, while the time between pulses depends on the trigger input. One-shots are generally used to "stretch" incoming pulses, of varying widths, to a fixed width. The IttyBitty MIC1555 is designed for monostable operation, but may also be connected to provide astable oscillations. The pulse width is determined by the time it takes to charge a capacitor from ground to a comparator trip point. If the capacitor \(\left(C_{T}\right)\) is charged through a resistor \(\left(R_{T}\right)\) connected to the output of an MIC1555, the trip point is approximately \(1.1 \mathrm{RC}_{\mathrm{T}}\) (the same time as the initial power-on cycle of an astable circuit.) If the trigger pulse of an MIC1555 remains low longer than the output pulse width, short oscillations may be seen in the output of a one-shot circuit, since the threshold pin has precedence over the trigger pin. These occur since the output goes low when the threshold is exceeded, and then goes high again as the trigger function is asserted. AC coupling the input with a series capacitor and a pull-up resistor, with an RC time constant less than the pulse width, will prevent these short oscillations. A diode \(\left(D_{T}\right)\) in parallel with \(\left(R_{T}\right)\) resets the one-shot quickly.


Figure 1. One-Shot Diagram
The period of a monostable circuit is:
\[
t=k_{1} R C
\]
where:
```

$\mathrm{t}=$ period (s)
$\mathrm{k}_{1}=$ constant [from Typical Characteristics graph]
R = resistance $(\Omega)$
C = capacitance (F)

```

\section*{Basic Astable (Oscillator) Circuits}

An astable oscillator switches between two states, "on" and "off", producing a continuous square wave. The IttyBitty MIC1557 is optimized for this function, with the two comparator inputs, threshold and trigger (T/T), tied together internally. Chip select (CS) is brought out to allow on-off control of the oscillator.

The MIC1555 may also be used as an astable oscillator by tying the threshold and trigger pins together, forming a T/T pin. If a resistor ( \(\mathrm{R}_{\mathrm{T}}\) ) is connected from the output to a grounded timing capacitor, \(\left(\mathrm{C}_{T}\right)\) the voltage at their junction will ramp up from ground when the output goes high. If the T/ T pin is connected to this junction, the output will switch low when the ramp exceeds \(2 / 3\) of the input voltage. The junction's voltage ramps down toward ground while the output is low. When the ramp is below \(1 / 3\) of the input voltage, the output switches to high, and the junction ramps up again. The continuing frequency of an MIC1555/7 astable oscillator depends on the RC time constant, and is approximately \(0.7 /\) RC below 1 MHz . At frequencies above 1 MHz the RC multiplier increases as capacitance is decreased, and propagation delay becomes dominant. Non-symmetrical oscillator operation is possible at frequencies up to 5 MHz .
If a duty cycle other than \(50 \%\) is desired, a low-power signal diode may be connected in series with the timing resistor \(\left(R_{A}\right)\), and a second resistor ( \(R_{B}\) ) in series with an opposite facing diode connected in parallel. The frequency is then made up of two components, the charging time \(\left(t_{A}\right)\) and the discharging time ( \(\mathrm{t}_{\mathrm{B}}\) ) \(\mathrm{t}_{\mathrm{A}}=0.7 \mathrm{R}_{\mathrm{A}} \mathrm{C}\) and \(\mathrm{t}_{\mathrm{B}}=0.7 \mathrm{R}_{\mathrm{B}} \mathrm{C}\). The frequency is the reciprocal of the sum of the two times \(t_{A}+t_{B}\), so the total time is \(1.4 \mathrm{R}_{\mathrm{T}} \mathrm{C}_{\mathrm{T}}\). The first half-cycle of an astable, after power-on or CS enable, is lengthened since the capacitor is charging from ground instead of the \(1 /\) input trigger trip voltage, to 1.1RC.


Figure 2. Oscillator Diagram
The MIC1555 or MIC1557 can be used to construct an oscillator.
The frequency of an astable oscillator is:
\[
f=\frac{1}{k_{2} R C}
\]
where:
```

$\mathrm{f}=$ frequency (Hz)
$\mathrm{k}_{2}=$ constant [from Typical Characteristics graph]
$\mathrm{R}=$ resistance $(\Omega)$
$\mathrm{C}=$ capacitance (F)

```

To use the MIC1555 as an oscillator, connect TRG to THR.


Figure 3. MIC1555 Oscillator Configuration
The MIC1557 features a CS input. When logic-low, CS places the MIC1557 into a \(<1 \mu \mathrm{~A}\) shutdown state. If unused, the MIC1557 CS input on must be pulled up.


Figure 4. MIC1557 Oscillator Configuration

\section*{Falling-Edge Triggered Monostable Circuit}

The MIC1555 may be triggered by an ac-coupled fallingedge, as shown in figure 5. The RC time constant of the input capacitor and pull-up resistor should be less than the output pulse time, to prevent multiple output pulses. A diode across the timing resistor provides a fast reset at the end of the positive timing pulse.


Figure 5. Falling-Edge Trigger Configuration

\section*{Rising-Edge Triggered Monostable Circuit}

The MIC1555 may be triggered by an ac-coupled risingedge, as shown in figure 6 . The pulse begins when the accoupled input rises, and a diode from the output holds the THR input low until TRG discharges to \(1 / 3 \mathrm{~V}_{\mathrm{S}}\). This circuit provides a low-going output pulse.


Figure 6. Rising-Edge Trigger Configuration

\section*{Accuracy}

The two comparators in the MIC1555/7 use a resistor voltage divider to set the threshold and trigger trip points to approximately \(2 / 3\) and \(1 / 3\) of the input voltage, respectively. Since the charge and discharge rates of an RC circuit are dependent on the applied voltage, the timing remains constant if the input voltage varies. If a duty cycle of exactly \(50 \%\) (or any other value from 1 to \(99 \%\) ), two resistors (or a variable resistor) and two diodes are needed to vary the charge and discharge times. The forward voltage of diodes varies with temperature, so some change in frequency will be seen with temperature extremes, but the duty cycle should track. For absolute timing accuracy, the MIC1555/7 output could be used to control constant current sources to linearly charge and discharge the capacitor, at the expense of added components and board space.

\section*{Long Time Delays}

Timing resistors larger than \(1 \mathrm{M} \Omega\) or capacitors larger than \(10 \mu \mathrm{~F}\) are not recommended due to leakage current inaccuracies. Time delays greater than 10 seconds are more accurately produced by dividing the output of an oscillator by a chain of flip-flop counter stages. To produce an accurate one-hour delay, for example, divide an 4.55 Hz MIC1557 oscillator by \(16,384\left(4000_{\text {hex }},{ }^{24}\right)\) using a CD4020 CMOS divider. 4.5 Hz may be generated with a \(1 \mu \mathrm{~F} \mathrm{C}_{\mathrm{T}}\) and approximately \(156 \mathrm{k} \Omega\).

\section*{Inverting Schmitt Trigger}

Refer to figure 7. The trip points of the MIC1555/7 are defined as \(1 / 3\) and \(2 / 3 \mathrm{~V}_{\mathrm{S}}\), which allows either device to be used as a signal conditioning inverter, with hysteresis. A slowly changing input on \(\mathrm{T} / \mathrm{T}\) will be converted to a fast rise or fall-time opposite direction rail-to-rail output voltage. This output may be used to directly drive the gate of a logic-level P-channel MOSFET with a gate pull-up resistor. This is an inverted logic low-side logic level MOSFET driver. A standard N-channel MOSFET may be driven by a second MIC1555/7, powered by 12 V to 15 V , to level-shift the input.


Figure 7. Schmitt trigger

\section*{Charge-Pump Low-Side MOSFET Drivers}

A standard MOSFET requires approximately 15 V to fully enhance the gate for minimum \(\mathrm{R}_{\mathrm{DS}(\text { on })}\). Substituting a logiclevel MOSFET reduces the required gate voltage, allowing an MIC1557 to be used as an inverting Schmitt Trigger, described above. An MIC1557 may be configured as a voltage quadrupler to boost a 5 V input to over 15 V to fully enhance an N-channel MOSFET which may have its drain
connected to a higher voltage, through a high-side load. A TTL high signal applied to CS enables a 10 kHz oscillator, which quickly develops 15 V at the gate of the MOSFET, clamped by a zener diode. A resistor from the gate to ground ensures that the FET will turn off quickly when the MIC1557 is turned off.


Figure 8. Charge-Pump

\section*{Audible Voltmeter}

If an additional charge or discharge source is connected to the timing capacitor, the frequency may be shifted by turning the source on or off. An MIC1555 oscillator, powered by the circuit under test, may be used to drive a small loudspeaker or piezo-electric transducer to provide a medium frequency for an open or high impedance state at the probe. A high tone is generated for a high level, and a lower frequency for a logic low on the probe.


Figure 9. Audible Voltmeter

\section*{General Description}

The MIC2660 IttyBitty \({ }^{\text {TM }}\) charge pump functions as a lowcurrent, step-up converter where conventional inductor based, dc-to-dc converters are too complex and expensive. This device features a complete, self-contained charge pump in a tiny 5-lead SOT-23-5 package.
The MIC2660 is powered from a 3 V to 5 V nominal supply and produces nominally 5 V to 9 V as a function of the input voltage. The output is unregulated and follows a load-line type function.
The MIC2660 can be used with or without external components. When used with two noncritical external capacitors, a 3 V input will produce 5 V at 3.8 mA . With no external components, a 3 V input will produce 5 V at 2.5 mA .
The MIC2660 charge pump consists of an approximately 18 MHz oscillator and a voltage tripler.
The MIC2660 is available in the SOT-23-5 package and is rated for \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) ambient temperature range.

\section*{Features}
- 3V input produces approx. 5V unregulated output* 3.8 mA with \(1 \mu \mathrm{~F}\) external output capacitor 2.5mA without external capacitor
- 5 V input produces approx. 9V unregulated output*
4.5 mA output without external capacitor
- CMOS-logic compatible enable
- ESD protected

\section*{Applications}
- Squib firing
- Refresh
- Burst/dump
- Low duty cycle load
- LCD bias generator
- Local 5 V logic supply
- MOSFET driver
- Battery or solarcell boost

\section*{Ordering Information}
\begin{tabular}{|l|c|c|}
\hline Part Number & Temperature Range & Package \\
\hline MIC2660BM5 & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & SOT-23-5 \\
\hline
\end{tabular}

\section*{Typical Application}


Low-Current Unregulated Step-Up Supply

\section*{Timing Diagram}


Output vs. Enable Input

\section*{Pin Configuration}


SOT-23-5 (M5)

\section*{Pin Description}
\begin{tabular}{|c|c|l|}
\hline Pin Number & Pin Name & Pin Function \\
\hline 1 & IN & Supply (Input): +3 V to +5 V supply. \\
\hline 2 & GND & Ground: Power return. \\
\hline 3 & OUT & Output: Charge pump output. Connect to load. \\
\hline 4 & NC & Not internally connected. \\
\hline 5 & EN & \begin{tabular}{l} 
Enable (Input): CMOS compatible input. EN high \(\left(\mathrm{V}_{\text {EN }}=\mathrm{V}_{\text {IN }}\right)\) enables the \\
charge pump. EN low \(\left(\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}\right)\) disables the charge pump.
\end{tabular} \\
\hline
\end{tabular}

\section*{Absolute Maximum Ratings}

\begin{tabular}{|c|c|c|c|c|c|}
\hline Parameter & Condition (Note 1) & Min & Typ & Max & Units \\
\hline \multirow[t]{2}{*}{Output Voltage, Enabled} & \(\mathrm{V}_{\text {IN }}=3 \mathrm{~V}, \mathrm{~V}_{\text {EN }}=\mathrm{V}_{\text {IN }}, \mathrm{C}_{\text {OUT }}=1000 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega\) & 4.5 & 5 & & V \\
\hline & \(\mathrm{V}_{\text {IN }}=5 \mathrm{~V}, \mathrm{~V}_{\text {EN }}=\mathrm{V}_{\text {IN }}, \mathrm{C}_{\text {OUT }}=1000 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega\) & 8.1 & 9 & & V \\
\hline \multirow[t]{2}{*}{Output Voltage, Disabled} & \(\mathrm{V}_{\text {IN }}=3 \mathrm{~V}, \mathrm{~V}_{\text {EN }}=\mathrm{GND}, \mathrm{C}_{\text {OUT }}=1000 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega\) & . 9 & 1.0 & 1.3 & V \\
\hline & \(\mathrm{V}_{\text {IN }}=5 \mathrm{~V}, \mathrm{~V}_{\text {EN }}=\mathrm{GND}, \mathrm{C}_{\text {OUT }}=1000 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega\) & 2.9 & 3.0 & 3.3 & V \\
\hline \multirow[t]{2}{*}{Input Current} & \(\mathrm{V}_{\mathrm{IN}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{EN}}=\mathrm{V}_{\text {IN }}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega\) & & 14.5 & 19.5 & mA \\
\hline & \(\mathrm{V}_{\mathrm{IN}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{EN}}=\mathrm{V}_{\text {IN }}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega\) & & 28.5 & 38.5 & mA \\
\hline \multirow[t]{2}{*}{Quiescent Current} & \(\mathrm{V}_{\mathrm{IN}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{EN}}<0.4 \mathrm{~V}\) & 1.5 & & 3 & \(\mu \mathrm{A}\) \\
\hline & \(\mathrm{V}_{\mathrm{IN}}=5 \mathrm{~V}, \mathrm{~V}_{\text {EN }}<0.4 \mathrm{~V}\) & 3.5 & & 5 & \(\mu \mathrm{A}\) \\
\hline \multirow[t]{2}{*}{Output Current} & \(\mathrm{V}_{\text {IN }}=3 \mathrm{~V}, \mathrm{~V}_{\text {EN }}=\mathrm{V}_{\text {IN }}, \mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {OUT min }}\) & 1.9 & 2.5 & & mA \\
\hline & \(\mathrm{V}_{\text {IN }}=5 \mathrm{~V}, \mathrm{~V}_{\text {EN }}=\mathrm{V}_{\text {IN }}, \mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {OUT min }}\) & 3.4 & 4.5 & & mA \\
\hline \multirow[t]{2}{*}{Enable Threshold} & \(\mathrm{V}_{\mathrm{IN}}=3 \mathrm{~V}\) & & 1.5 & & V \\
\hline & \(\mathrm{V}_{\text {IN }}=5 \mathrm{~V}\) & & 2.5 & & V \\
\hline Enable Current & \(\mathrm{V}_{\mathrm{IN}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{EN}}=\mathrm{V}_{\mathrm{IN}}\) & & & 10 & \(\mu \mathrm{A}\) \\
\hline Turn-On Time & \(\mathrm{V}_{\text {IN }}=3 \mathrm{~V} \quad\) Load \(=2 \mathrm{k} \Omega, \mathrm{C}_{\text {OUT }}=1000 \mathrm{pF}\), Note 2 & & 200 & & ns \\
\hline Turn-Off Time & \(\mathrm{V}_{\mathrm{IN}}=3 \mathrm{~V} \quad\) Load \(=2 \mathrm{k} \Omega, \mathrm{C}_{\text {OUT }}=1000 \mathrm{FF}\), Note 3 & & 1.3 & & \(\mu \mathrm{s}\) \\
\hline
\end{tabular}

General Note: Devices are ESD protected, however handling precautions are recommended.
Note 1: Typicals values at \(T_{A}=25^{\circ} \mathrm{C}\). Minimum and maximum values at \(-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}\).
Note 2: Turn-on time is the time between \(\mathrm{V}_{\mathrm{EN}}=0.5 \times \mathrm{V}_{\text {IN }}\) and \(\mathrm{V}_{\mathrm{OUT}}=0.9\left(\mathrm{~V}_{\text {OUTmax }}-\mathrm{V}_{\text {OUTmin }}\right)\) for a rising EN input.
Note 3: Turn-off time is the time between \(\mathrm{V}_{\mathrm{EN}}=0.5 \times \mathrm{V}_{\mathrm{IN}}\) and \(\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\mathrm{IN}}-1.9 \mathrm{~V}\) for a falling EN input.

\section*{Typical Characteristics}




Efficiency



\section*{Efficiency} vs. Output Voltage


Efficiency
vs. Output Voltage





Efficiency
vs. Output Voltage


\section*{Block Diagram}


\section*{Functional Description}

Refer to the block diagram.
The MIC2660 charge pump consists of an oscillator and a voltage tripler. A logic-high applied to EN activates the charge pump. The charge pump produces an output voltage that is higher than the input voltage.

\section*{Supply Input}

IN (supply input) is rated for +2.7 V to +5.5 V .

\section*{Ouput}

OUT is connected to IN , less 3 diode drops, at all times.

\section*{Enable}

EN (enable) is a CMOS input. A logic low turns the oscillator off. The threshold is approximately half the supply voltage. A floating EN input may cause unpredictable operation.

\section*{Oscillator}

The oscillator produces a square wave at approximately 18 MHz . It has a noninverting and an inverting output.

\section*{Crossover Lockout}

The charge pump contains two crossover lockout (XLO) circuits. Each crossover lockout circuit drives a totem pole, consisting of a P-channel MOSFET and an N-channel MOSFET. The crossover lockout alternately switches the MOSFETs with no significant transition current (shoot-through current from supply to ground).

\section*{Tripler}

Voltage stepup is performed by charging an internal capacitor then switching the charged capacitor in series with the supply voltage to produce a higher voltage. A description of the nominal voltage tripler output is:
\[
V_{\text {OUT }}=3 V_{\text {IN }}-3 V_{D} .
\]
where:
\(\mathrm{V}_{\text {OUT }}=\) output voltage
\(\mathrm{V}_{\text {IN }}=\) supply voltage
\(\mathrm{V}_{\mathrm{D}}=\) voltage drop across forward biased diode

\section*{All formulas are simplified. Refer to the last paragraph of this} subsection about the actual output voltage.
The following sequence describes the basic operation of the tripler by showing how the voltage at the " \(2 x\) " and " \(3 x\) " nodes, \(V_{2 x}\) and \(V_{3 x}\), increases.
Q2 turns on, completing the ground path to charge C1 (and the \(2 \times\) node) to the supply voltage, less a diode voltage drop.
\[
V_{2 \times \text { (charging) }}=V_{I N}-V_{D 1}
\]

After Q2 turns off, Q1 turns on. The Q1-Q2 side of C1 is switched (offset upward) from ground to \(\mathrm{V}_{\mathbb{I N}}\). The \(2 \times\) node, that was nominally at the supply voltage, becomes nominally twice the supply voltage.
\[
V_{2 x}=V_{I N}-V_{D 1}+V_{I N}
\]

While Q1 is on, Q4 is also on. When Q4 is on, the nominally doubled voltage at the \(2 \times\) node is applied across C 2 , through D2.
\[
V_{3 \times \text { (charging) }}=V_{I N}-V_{D 1}+V_{\mathbb{I N}}-V_{D 2}
\]

After Q4 turns off, Q3 turns on. The Q3-Q4 side of C2 is switched from ground to \(\mathrm{V}_{\mathrm{IN}}\). The \(3 \times\) node, that was nominally twice the supply voltage, becomes nominally three times the supply voltage.
\[
V_{3 x}=V_{I N}-V_{D 1}+V_{I N}-V_{D 2}+V_{I N}
\]

The tripled voltage is available at the output through D3.
\[
V_{\mathrm{OUT}}=\mathrm{V}_{\mathrm{IN}}-\mathrm{V}_{\mathrm{D} 1}+\mathrm{V}_{\mathrm{IN}}-\mathrm{V}_{\mathrm{D} 2}+\mathrm{V}_{\mathrm{IN}}-\mathrm{V}_{\mathrm{D} 3}
\]

The output is nominally 3 times the supply voltage less the voltage drop across three diodes.
The actual output is lower. These simplified formulas do not show that the voltage across the capacitors decreases when charge flows to the following stage or output. An actual device also has some internal loss.

\section*{ESD Protection}

Zener diodes are provided at IN, EN, and OUT to limit ESD voltage.

\section*{Applications Information}

\section*{Electromagnetic Interference}

The 18 MHz oscillator may cause interference to radio circuits. \(0.01 \mu \mathrm{~F}\) bypass capacitors should be mounted close to the IN and OUT terminals.

\section*{Low-Side MOSFET Charge-Pump Driver}

A standard MOSFET requires approximately 15 V to fully enhance the gate for minimum \(\mathrm{R}_{\mathrm{DS}(\text { on })}\). Substituting a logiclevel MOSFET reduces the required gate voltage, allowing an MIC2660 to be used as an low-side FET driver.
A 3V powered MIC2660 will fully enhance a logic-level N -channel MOSFET low-side switch, with a 5 k gate pulldown resistor, in less than 1 ms after the enable pin rises above 1.5 V . The 1 nF MOSFET gate capacitance will be discharged to turn-off in less than 10 ms after the enable pin goes below 1.5 V .


Figure 1. Charge-Pump Driver
An MIC2660 boosts a 5 V input to \(9 \mathrm{~V}-12 \mathrm{~V}\) to fully enhance an N -channel MOSFET, which may have its drain connected to a higher voltage, through a high-side load. A TTL high signal applied to CS enables the internal oscillator, which quickly develops \(9 \mathrm{~V}-12 \mathrm{~V}\) at the gate of the MOSFET, clamped by a zener diode. A resistor from the gate to ground ensures that the FET will turn off quickly when the MIC2660 is turned off.

\section*{Charge-Pump/Dump}

A large capacitor can be charged to the unloaded tripled voltage output after a time based on the maximum current provided by the MIC2660. A \(1000 \mu \mathrm{~F}\) Capacitor can be charged from 2 V to approximately 12 V in less than 3 seconds by a 5 V powered MIC2660. \((\mathrm{i}=\mathrm{C} d v / d t)\).
Once charged, a maximum current of 3 mA may be drawn continuously at the 12 V level. A high value bleeder resistor (100k) is not needed to prevent spikes from exceeding the capacitor voltage rating, since the MIC2660's internal 15 V ESD zener limits maximum output. A \(68 \Omega\) resistor in series with the output limits short-circuit current to 30 mA .


Figure 2. Charge-Pump/Dump

\section*{5-Volt Lamp Flasher}

An IttyBitty MIC1557 oscillator provides a short pulse once per second, enabling the CS pin of an MIC2660, which charges the gate-to-drain capacitance of a logic-level N -channel MOSFET to approximately 9V, which turns on a lamp. When the CS pin is low, a 2 k resistor discharges the gate capacitance, turning off the lamp. A resistor \(\left(R_{S}\right)\) in series with a diode determines the "on" time to approximately \(R_{S} \| R_{T} \times C_{T}\), while \(R_{T}\) and \(C_{T}\) set the "off" time to \(1.1 R_{T} \times C_{T}\).


Figure 3. 5-Volt Lamp Flasher

\section*{General Description}

Ideal for space critical applications, the LM4040 and LM4041 precision voltage references are available in the sub-miniature ( \(3 \mathrm{~mm} \times 1.3 \mathrm{~mm}\) ) SOT- 23 surface-mount package, the SO-8 surface-mount package, or the TO-92 package.
The LM4040 is the available in several fixed reverse breakdown voltages: \(2.500 \mathrm{~V}, 4.096 \mathrm{~V}, 5.000 \mathrm{~V}\), and 10.000 V .
The LM4041 is available with a fixed 1.225 V or an adjustable reverse breakdown voltage.
The LM4040 and LM4041's advanced design eliminates the need for an external stabilizing capacitor while ensuring stability with any capacitive load, making them easy to use.
The minimum operating current increases from \(60 \mu \mathrm{~A}\) for the LM4041-1.2 to \(100 \mu \mathrm{~A}\) for the LM4040-10.0. LM4040 versions have a maximum operating current of 15 mA . LM4041 versions have a maximum operating current of 12 mA .
The LM4040 and LM4041 utilizes zener-zap reverse breakdown voltage trim during wafer sort to ensure that the prime parts have an accuracy of better than \(\pm 0.5 \%\) (C grade) at \(25^{\circ} \mathrm{C}\). Bandgap reference temperature drift curvature correction and low dynamic impedance ensure stable reverse breakdown voltage accuracy over a wide range of operating temperatures and currents.

\section*{Features}
- Small Package: SOT-23, TO-92, and SO-8
- No output capacitor required
- Tolerates capacitive loads
- Fixed reverse breakdown voltages of \(1.225,2.500 \mathrm{~V}\), \(4.096 \mathrm{~V}, 5.000 \mathrm{~V}\), and 10.000 V
- Adjustable reverse breakdown version
- Contact Micrel for parts with extended temperature range.

\section*{Key Specifications}
- Output voltage tolerance (C grade, \(25^{\circ} \mathrm{C}\) ) .. \(\pm 0.5 \%\) (max)
- Low output noise ( 10 Hz to 100 Hz )
LM4040 ........................................................................................ \(\mathrm{V}_{\text {RMS }}\) (typ)
LM4041
- Wide operating current range

LM4040
\(60 \mu \mathrm{~A}\) to 15 mA
LM4041 \(60 \mu \mathrm{~A}\) to 12 mA
- Industrial temperature range \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)
- Low temperature coefficient \(100 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) (max)

\section*{Applications}
- Battery-Powered Equipment
- Data Acquisition Systems
- Instrumentation
- Process Control
- Energy Management
- Product Testing
- Automotive Electronics
- Precision Audio Components

\section*{Typical Applications}


Figure 1. LM4040, LM4041 Fixed Shunt Regulator Application


Figure 2. LM4041 Adjustable Shunt Regulator Application

\section*{Pin Configuration}


Pin 1 must float or be connected to pin 3.

\section*{Fixed Version SOT-23 (M3) Package Top View}


Adjustable Version SOT-23 (M3) Package Top View


Fixed Version SO-8 (M) Package Top View


Adjustable Version SO-8 (M) Package Top View


Fixed Version TO-92 (Z) Package Bottom View


> Adjustable Version TO-92 (Z) Package Bottom View

\section*{Ordering Information}
\begin{tabular}{|l|c|c|}
\hline Part Number \({ }^{*}\) & Voltage & \begin{tabular}{c} 
Accuracy, \\
Temp. Coefficient
\end{tabular} \\
\hline LM4040CIM3-2.5 & 2.500 V & \(\pm 0.5 \%, 100 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) \\
\hline LM4040DIM-2.5 & 2.500 V & \(\pm 1.0 \%, 150 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) \\
\hline LM4040DIM3-2.5 & 2.500 V & \(\pm 1.0 \%, 150 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) \\
\hline LM4040DIZ-2.5 & 2.500 V & \(\pm 1.0 \%, 150 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) \\
\hline LM4040EIM3-2.5 & 2.500 V & \(\pm 2.0 \%, 150 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) \\
\hline LM4040CIM3-4.1 & 4.096 V & \(\pm 0.5 \%, 100 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) \\
\hline LM4040DIM-4.1 & 4.096 V & \(\pm 1.0 \%, 150 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) \\
\hline LM4040DIM3-4.1 & 4.096 V & \(\pm 1.0 \%, 150 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) \\
\hline LM4040DIZ-4.1 & 4.096 V & \(\pm 1.0 \%, 150 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) \\
\hline LM4040CIM3-5.0 & 5.000 V & \(\pm 0.5 \%, 100 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) \\
\hline LM4040DIM-5.0 & 5.000 V & \(\pm 1.0 \%, 150 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) \\
\hline LM4040DIM3-5.0 & 5.000 V & \(\pm 1.0 \%, 150 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) \\
\hline LM4040DIZ-5.0 & 5.000 V & \(\pm 1.0 \%, 150 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}
\begin{tabular}{|l|c|c|}
\hline Part Number \({ }^{*}\) & Voltage & \begin{tabular}{c} 
Accuracy, \\
Temp. Coefficient
\end{tabular} \\
\hline LM4040CIM3-10.0 & 10.00 V & \(\pm 0.5 \%, 100 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) \\
\hline LM4040DIM-10.0 & 10.00 V & \(\pm 1.0 \%, 150 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) \\
\hline LM4040DIM3-10.0 & 10.00 V & \(\pm 1.0 \%, 150 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) \\
\hline LM4040DIZ-10.0 & 10.00 V & \(\pm 1.0 \%, 150 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) \\
\hline LM4041CIM3-1.2 & 1.225 V & \(\pm 0.5 \%, 100 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) \\
\hline LM4041DIM-1.2 & 1.225 V & \(\pm 1.0 \%, 150 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) \\
\hline LM4041DIM3-1.2 & 1.225 V & \(\pm 1.0 \%, 150 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) \\
\hline LM4041DIZ-1.2 & 1.225 V & \(\pm 1.0 \%, 150 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) \\
\hline LM4041EIM3-1.2 & 1.225 V & \(\pm 2.0 \%, 150 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) \\
\hline LM4041CIM3-ADJ & 1.24 V to 10 V & \(\pm 0.5 \%, 100 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) \\
\hline LM4041DIM-ADJ & 1.24 V to 10 V & \(\pm 1.0 \%, 150 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) \\
\hline LM4041DIM3-ADJ & 1.24 V to 10 V & \(\pm 1.0 \%, 150 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) \\
\hline LM4041DIZ-ADJ & 1.24 V to 10 V & \(\pm 1.0 \%, 150 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}
* Contact factory for availability of A-accuracy (0.1\%) and B-accuracy (0.2\%) devices.

\section*{SOT-23 Package Markings}
\begin{tabular}{|lcc|}
\hline Example & Field & Code \\
\hline\(R_{--}\) & 1st Character & \(R=\) Reference \\
\hline
\end{tabular}

Example: R4C represents Reference, 4.096V, \(\pm 0.5 \%\) (LM4040CIM3-4.1)
\begin{tabular}{|c|c|c|}
\hline Example & Field & Code \\
\hline \multirow[t]{6}{*}{- \({ }^{4}\) -} & \multirow[t]{6}{*}{2nd Character} & \(1=1.225 \mathrm{~V}\) \\
\hline & & \(2=2.500 \mathrm{~V}\) \\
\hline & & \(4=4.096 \mathrm{~V}\) \\
\hline & & \(5=5.000 \mathrm{~V}\) \\
\hline & & \(10=10.00 \mathrm{~V}\) \\
\hline & & A = Adjustable \\
\hline
\end{tabular}
\begin{tabular}{|llc|}
\hline Example & Field & Code \\
\hline--A & 3rd Character & \(\mathrm{A}= \pm 0.1 \%\) \\
& & \(\mathrm{~B}= \pm 0.2 \%\) \\
& & \(\mathrm{C}= \pm 0.5 \%\) \\
& & \(\mathrm{D}= \pm 1.0 \%\) \\
& & \(E= \pm 2.0 \%\) \\
\hline
\end{tabular}

Note: If 3rd character is omitted, container will indicate tolerance.

\section*{Functional Diagram LM4040, LM4041 Fixed}

Absolute Maximum Ratings
Reverse Current ..... 20 mA
Forward Current ..... 10 mA
Maximum Output Voltage
LM4041-Adjustable ..... 15V
Power Dissipation \(\left(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right)\) (Note 2)
M Package ..... 540 mW
M3 Package ..... 306 mW
Z Package ..... 550 mW
Storage Temperature ..... \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
Lead Temperature
M and M3 Packages
Vapor phase (60 seconds) ..... \(+215^{\circ} \mathrm{C}\)
Infrared (15 seconds) ..... \(+220^{\circ} \mathrm{C}\)
Z Package
Soldering (10 seconds) ..... \(+260^{\circ} \mathrm{C}\)
ESD Susceptibility
Human Body Model (Note 3) ..... 2kV
Machine Model (Note 3) ..... 200 V

\section*{LM4040 and LM4041 \\ Applications Information}

The LM4040 and LM4041 have been designed for stable operation without the need of an external capacitor connected between the \((+)\) and \((-)\) pins. If a bypass capacitor is used, the references remain stable.

\section*{SOT-23 Versions}

LM4040-x.x and LM4041-1.2s in the SOT-23 packages have a parasitic Schottky diode between pin \(3(-)\) and pin 1 (die attach interface connect). Pin 1 of the SOT- 23 package must float or be connected to pin 3. LM4041-ADJs use pin 1 as the (-) output.

\section*{Functional Diagram LM4041 Adjustable}


Operating Ratings (Notes \(1 \& 2\) )

\section*{Temperature Range}
( \(T_{\text {MIN }} \leq T_{A} \leq T_{\text {MAX }}\) )......................... \(-40^{\circ} \mathrm{C} \leq T_{A} \leq+85^{\circ} \mathrm{C}\)
Reverse Current
LM4040-2.5 \(60 \mu \mathrm{~A}\) to 15 mA
LM4040-4.1 ..... \(68 \mu \mathrm{~A}\) to 15 mA
LM4040-5.0 ..... \(74 \mu \mathrm{~A}\) to 15 mA
LM4040-10.0 ..... \(100 \mu \mathrm{~A}\) to 15 mA
LM4041-1.2 ..... \(60 \mu \mathrm{~A}\) to 12 mA
LM4041-ADJ \(60 \mu \mathrm{~A}\) to 12 mA
Output Voltage RangeLM4041-ADJ1.24 V to 10 V

\section*{Conventional Shunt Regulator}

In a conventional shunt regulator application (see Figure 1), an external series resistor \(\left(R_{S}\right)\) is connected between the supply voltage and the LM4040-x.x or LM4041-1.2 reference. \(R_{S}\) determines the current that flows through the load \(\left(I_{L}\right)\) and the reference \(\left(\mathrm{I}_{\mathrm{Q}}\right)\). Since load current and supply voltage may vary, \(R_{S}\) should be small enough to supply at least the minimum acceptable \(I_{Q}\) to the reference even when the supply voltage is at its minimum and the load current is at its
(continued following LM4041 typical characteristics)

LM4040-2.5 Electrical Characteristics
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline Symbol & Parameter & Conditions & \begin{tabular}{l}
Typical \\
(Note 4)
\end{tabular} & \begin{tabular}{l}
LM4040CIM3 \\
Limits (Note 5)
\end{tabular} & \[
\begin{array}{|l}
\hline \text { LM4040DIM } \\
\text { LM4040DIM3 } \\
\text { LM4040DIZ } \\
\text { Limits } \\
\text { (Note 5) }
\end{array}
\] & \begin{tabular}{l}
LM4040EIM3 \\
Limits \\
(Note 5)
\end{tabular} & Units (Limit) \\
\hline \multirow[t]{2}{*}{\(\mathrm{V}_{\mathrm{R}}\)} & Reverse Breakdown Voltage & \(\mathrm{I}_{\mathrm{R}}=100 \mu \mathrm{~A}\) & 2.500 & & & & V \\
\hline & Reverse Breakdown Voltage Tolerance & \(\mathrm{I}_{\mathrm{R}}=100 \mu \mathrm{~A}\) & & \[
\begin{aligned}
& \pm 12 \\
& \pm 29
\end{aligned}
\] & \[
\begin{aligned}
& \pm 25 \\
& \pm 49
\end{aligned}
\] & \[
\begin{aligned}
& \pm 50 \\
& \pm 74
\end{aligned}
\] & \[
\begin{aligned}
& m V(\max ) \\
& m V(\max )
\end{aligned}
\] \\
\hline \(\mathrm{I}_{\text {RMIN }}\) & Minimum Operating Current & & 45 & \[
\begin{aligned}
& 60 \\
& 65
\end{aligned}
\] & \[
\begin{aligned}
& 65 \\
& 70
\end{aligned}
\] & \[
\begin{aligned}
& \hline \mu \mathrm{A} \\
& 65 \\
& 70
\end{aligned}
\] & \begin{tabular}{l}
\(\mu \mathrm{A}\) (max) \\
\(\mu \mathrm{A}\) (max)
\end{tabular} \\
\hline \(\overline{\Delta V_{R} / \Delta T}\) & Average Reverse Breakdown Voltage Temperature Coefficient & \[
\begin{aligned}
& I_{R}=10 \mathrm{~mA} \\
& I_{R}=1 \mathrm{~mA} \\
& I_{R}=100 \mu \mathrm{~A} \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& 20 \\
& 15 \\
& 15
\end{aligned}
\] & 100 & 150 & 150 & \[
\begin{gathered}
\mathrm{ppm} /{ }^{\circ} \mathrm{C} \\
\mathrm{ppm} /{ }^{\circ} \mathrm{C}(\max ) \\
\mathrm{ppm} /{ }^{\circ} \mathrm{C}(\max )
\end{gathered}
\] \\
\hline \multirow[t]{2}{*}{\(\overline{\Delta V_{R} / \Delta I_{R}}\)} & \multirow[t]{2}{*}{Reverse Breakdown Voltage Change with Operating Current Change} & \(\mathrm{I}_{\text {RMIN }} \leq \mathrm{I}_{\mathrm{R}} 1 \mathrm{~mA}\) & 0.3 & \[
\begin{aligned}
& 0.8 \\
& 1.0
\end{aligned}
\] & \[
\begin{aligned}
& 1.0 \\
& 1.2
\end{aligned}
\] & \[
\begin{aligned}
& 1.0 \\
& 1.2
\end{aligned}
\] & \(m V\)
\(m V(\max )\)
\(m V(\max )\) \\
\hline & & \(1 \mathrm{~mA} \leq \mathrm{I}_{\mathrm{R}} 15 \mathrm{~mA}\) & 2.5 & \[
\begin{aligned}
& 6.0 \\
& 8.0
\end{aligned}
\] & \[
\begin{gathered}
8.0 \\
10.0
\end{gathered}
\] & \[
\begin{gathered}
8.0 \\
10.0
\end{gathered}
\] & \(m V\)
\(m V(\max )\)
\(m V(\max )\) \\
\hline \(\mathrm{Z}_{\mathrm{R}}\) & Reverse Dynamic Impedance & \[
\begin{aligned}
& I_{R}=1 \mathrm{~mA}, \mathrm{f}=120 \mathrm{~Hz} \\
& I_{A C}=0.1 I_{R}
\end{aligned}
\] & 0.3 & 0.9 & 1.1 & 1.1 & \[
\begin{gathered}
\Omega \\
\Omega(\max )
\end{gathered}
\] \\
\hline \(\mathrm{e}_{\mathrm{N}}\) & Wideband Noise & \[
\begin{aligned}
& I_{R}=100 \mu \mathrm{~A} \\
& 10 \mathrm{~Hz} \leq \mathrm{f} \leq 10 \mathrm{kHz}
\end{aligned}
\] & 35 & & & & \(\mu \mathrm{V}_{\text {RMS }}\) \\
\hline \(\Delta \mathrm{V}_{\mathrm{R}}\) & Reverse Breakdown Voltage Long Term Stability & \[
\begin{aligned}
& \mathrm{t}=1000 \mathrm{hrs} \\
& \mathrm{~T}=25^{\circ} \mathrm{C} \pm 0.1^{\circ} \mathrm{C} \\
& \mathrm{I}_{\mathrm{R}}=100 \mu \mathrm{~A}
\end{aligned}
\] & 120 & & & & ppm \\
\hline
\end{tabular}

\section*{LM4040-4.1 Electrical Characteristics}
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Symbol & Parameter & Conditions & \begin{tabular}{l}
Typical \\
(Note 4)
\end{tabular} & \begin{tabular}{l}
LM4040CIM3 \\
Limits (Note 5)
\end{tabular} & LM4040DIM LM4040DIM3 LM4040DIZ Limits (Note 5) & Units (Limits) \\
\hline \multirow[t]{2}{*}{\(\mathrm{V}_{\mathrm{R}}\)} & Reverse Breakdown Voltage & \(\mathrm{I}_{\mathrm{R}}=100 \mu \mathrm{~A}\) & 4.096 & & & V \\
\hline & Reverse Breakdown Voltage Tolerance & \(\mathrm{I}_{\mathrm{R}}=100 \mu \mathrm{~A}\) & & \[
\begin{aligned}
& \pm 20 \\
& \pm 47
\end{aligned}
\] & \[
\begin{aligned}
& \pm 41 \\
& \pm 81
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{mV}(\max ) \\
& \mathrm{mV}(\max )
\end{aligned}
\] \\
\hline \(I_{\text {RMIN }}\) & Minimum Operating Current & & 50 & \[
\begin{aligned}
& 68 \\
& 73
\end{aligned}
\] & \[
\begin{aligned}
& 73 \\
& 78
\end{aligned}
\] & \(\mu \mathrm{A}\) \(\mu \mathrm{A}(\max )\) \(\mu \mathrm{A}\) (max) \\
\hline \(\overline{\Delta \mathrm{V}_{\mathrm{R}} / \Delta \mathrm{T}}\) & Average Reverse Breakdown Voltage Temperature Coefficient & \[
\begin{aligned}
& I_{R}=10 \mathrm{~mA} \\
& I_{R}=1 \mathrm{~mA} \\
& I_{R}=100 \mu \mathrm{~A}
\end{aligned}
\] & \[
\begin{aligned}
& 30 \\
& 20 \\
& 20 \\
& \hline
\end{aligned}
\] & 100 & 150 & \[
\begin{gathered}
\mathrm{ppm} /{ }^{\circ} \mathrm{C} \\
\mathrm{ppm} /{ }^{\circ} \mathrm{C}(\max ) \\
\mathrm{ppm} /{ }^{\circ} \mathrm{C}(\max )
\end{gathered}
\] \\
\hline \multirow[t]{2}{*}{\(\overline{\Delta V_{R} / \Delta I_{R}}\)} & \multirow[t]{2}{*}{Reverse Breakdown Voltage Change with Operating Current Change} & \(\mathrm{I}_{\text {RMIN }} \leq \mathrm{I}_{\mathrm{R}} 1 \mathrm{~mA}\) & 0.5 & \[
\begin{aligned}
& 0.9 \\
& 1.2
\end{aligned}
\] & \[
\begin{aligned}
& 1.2 \\
& 1.5
\end{aligned}
\] & mV
\(\mathrm{mV}(\max )\)
\(\mathrm{mV}(\max )\) \\
\hline & & \(1 \mathrm{~mA} \leq \mathrm{I}_{\mathrm{R}} 15 \mathrm{~mA}\) & 3.0 & \[
\begin{gathered}
7.0 \\
10.0
\end{gathered}
\] & \[
\begin{gathered}
9.0 \\
13.0
\end{gathered}
\] & \(m V\)
\(m V(\max )\)
\(m V(\max )\) \\
\hline \(\mathrm{Z}_{\mathrm{R}}\) & Reverse Dynamic Impedance & \[
\begin{aligned}
& \mathrm{I}_{\mathrm{R}}=1 \mathrm{~mA}, \mathrm{f}=120 \mathrm{~Hz} \\
& \mathrm{I}_{\mathrm{AC}}=0.1 \mathrm{I}_{\mathrm{R}}
\end{aligned}
\] & 0.5 & 1.0 & 1.3 & \[
\begin{gathered}
\Omega \\
\Omega(\max )
\end{gathered}
\] \\
\hline \(\mathrm{e}_{\mathrm{N}}\) & Wideband Noise & \[
\begin{aligned}
& I_{R}=100 \mu \mathrm{~A} \\
& 10 \mathrm{~Hz} \leq \mathrm{f} \leq 10 \mathrm{kHz}
\end{aligned}
\] & 80 & & & \(\mu \mathrm{V}_{\text {RMS }}\) \\
\hline \(\overline{\Delta V_{R}}\) & Reverse Breakdown Voltage Long Term Stability & \[
\begin{aligned}
& \mathrm{t}=1000 \mathrm{hrs} \\
& \mathrm{~T}=25^{\circ} \mathrm{C} \pm 0.1^{\circ} \mathrm{C} \\
& \mathrm{I}_{\mathrm{R}}=100 \mu \mathrm{~A}
\end{aligned}
\] & 120 & & & ppm \\
\hline
\end{tabular}

Boldface limits apply for \(T_{A}=T_{J}=T_{\text {MIN }}\) to \(T_{\text {MAX }}\); all other limits \(T_{A}=T_{J}=25^{\circ} \mathrm{C}\). The grades \(\mathrm{C}, \mathrm{D}\), and E designate initial Reverse Breakdown Voltage tolerance of \(\pm 0.5 \%, \pm 1.0 \%\), and \(\pm 2.0\) respectively.

LM4040-5.0 Electrical Characteristics
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Symbol & Parameter & Conditions & Typical (Note 4) & \begin{tabular}{l}
LM4040CIM3 \\
Limits (Note 5)
\end{tabular} & LM4040DIM
LM4040DIM3
LM4040DIZ
Limits
(Note 5) & Units (Limits) \\
\hline \multirow[t]{2}{*}{\(\mathrm{V}_{\mathrm{R}}\)} & Reverse Breakdown Voltage & \(\mathrm{I}_{\mathrm{R}}=100 \mu \mathrm{~A}\) & 5.000 & & & V \\
\hline & Reverse Breakdown Voltage Tolerance & \(\mathrm{I}_{\mathrm{R}}=100 \mu \mathrm{~A}\) & & \[
\begin{aligned}
& \pm 25 \\
& \pm 58
\end{aligned}
\] & \[
\begin{aligned}
& \pm 50 \\
& \pm 99
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{mV}(\max ) \\
& \mathrm{mV}(\max )
\end{aligned}
\] \\
\hline \(\mathrm{I}_{\text {RMIN }}\) & Minimum Operating Current & & 54 & \[
\begin{aligned}
& 74 \\
& 80
\end{aligned}
\] & \[
\begin{aligned}
& 79 \\
& 85
\end{aligned}
\] & \(\mu \mathrm{A}\) \(\mu \mathrm{A}(\max )\) \(\mu \mathrm{A}\) (max) \\
\hline \(\overline{\Delta V_{R} / \Delta T}\) & Average Reverse Breakdown Voltage Temperature Coefficient & \[
\begin{aligned}
& I_{R}=10 \mathrm{~mA} \\
& I_{R}=1 \mathrm{~mA} \\
& I_{R}=100 \mu A
\end{aligned}
\] & \[
\begin{aligned}
& 30 \\
& 20 \\
& 20
\end{aligned}
\] & 100 & 150 & \(\mathrm{ppm} /{ }^{\circ} \mathrm{C}\)
\(\mathrm{ppm} /{ }^{\circ} \mathrm{C}(\max )\)
\(\mathrm{ppm} /{ }^{\circ} \mathrm{C}\) (max) \\
\hline \multirow[t]{2}{*}{\(\overline{\Delta V_{R} / \Delta I_{R}}\)} & Reverse Breakdown Voltage Change with Operating Current Change & \(\mathrm{I}_{\text {RMIN }} \leq \mathrm{I}_{\mathrm{R}} 1 \mathrm{~mA}\) & 0.5 & \[
\begin{aligned}
& 1.0 \\
& 1.3
\end{aligned}
\] & \[
\begin{aligned}
& 1.3 \\
& 1.8
\end{aligned}
\] & \(m V\)
\(m V(\max )\)
\(m V(\max )\) \\
\hline & & \(1 \mathrm{~mA} \leq \mathrm{I}_{\mathrm{R}} 15 \mathrm{~mA}\) & 3.5 & \[
\begin{gathered}
8.0 \\
12.0
\end{gathered}
\] & \[
\begin{aligned}
& 10.0 \\
& 15.0
\end{aligned}
\] & mV
\(\mathrm{mV}(\max )\)
\(\mathrm{mV}(\max )\) \\
\hline \(\mathrm{Z}_{\mathrm{R}}\) & Reverse Dynamic Impedance & \[
\begin{aligned}
& I_{R}=1 \mathrm{~mA}, f=120 \mathrm{~Hz} \\
& I_{A C}=0.1 I_{R}
\end{aligned}
\] & 0.5 & 1.1 & 1.5 & \[
\begin{gathered}
\Omega \\
\Omega(\max )
\end{gathered}
\] \\
\hline \(\mathrm{e}_{\mathrm{N}}\) & Wideband Noise & \[
\begin{aligned}
& I_{R}=100 \mu \mathrm{~A} \\
& 10 \mathrm{~Hz} \leq \mathrm{f} \leq 10 \mathrm{kHz}
\end{aligned}
\] & 80 & & & \(\mu \mathrm{V}_{\text {RMS }}\) \\
\hline \(\Delta \mathrm{V}_{\mathrm{R}}\) & Reverse Breakdown Voltage Long Term Stability & \[
\begin{aligned}
& \mathrm{t}=1000 \mathrm{hrs} \\
& \mathrm{~T}=25^{\circ} \mathrm{C} \pm 0.1^{\circ} \mathrm{C} \\
& \mathrm{I}_{\mathrm{R}}=100 \mu \mathrm{~A}
\end{aligned}
\] & 120 & & & ppm \\
\hline
\end{tabular}

\section*{LM4040-10.0 Electrical Characteristics}
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Symbol & Parameter & Conditions & \begin{tabular}{l}
Typical \\
(Note 4)
\end{tabular} & \begin{tabular}{l}
LM4040CIM3 \\
Limits (Note 5)
\end{tabular} & LM4040DIM LM4040DIM3 LM4040DIZ Limits (Note 5) & Units (Limits) \\
\hline \multirow[t]{2}{*}{\(\overline{\mathrm{V}}\)} & Reverse Breakdown Voltage & \(\mathrm{I}_{\mathrm{R}}=150 \mu \mathrm{~A}\) & 10.00 & & & V \\
\hline & Reverse Breakdown Voltage Tolerance & \(\mathrm{I}_{\mathrm{R}}=150 \mu \mathrm{~A}\) & & \[
\begin{gathered}
\pm 50 \\
\pm 115
\end{gathered}
\] & \[
\begin{aligned}
& \pm 100 \\
& \pm 198
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{mV}(\max ) \\
& \mathrm{mV}(\max )
\end{aligned}
\] \\
\hline \(\overline{\mathrm{ImMIN}}\) & Minimum Operating Current & & 75 & \[
\begin{aligned}
& 100 \\
& 103
\end{aligned}
\] & \[
\begin{aligned}
& 110 \\
& 113
\end{aligned}
\] & \[
\begin{gathered}
\mu \mathrm{A} \\
\mu \mathrm{~A}(\max ) \\
\mu \mathrm{A}(\max )
\end{gathered}
\] \\
\hline \(\overline{\Delta \mathrm{V}_{\mathrm{R}} / \Delta \mathrm{T}}\) & Average Reverse Breakdown Voltage Temperature Coefficient & \[
\begin{aligned}
& I_{R}=10 \mathrm{~mA} \\
& I_{R}=1 \mathrm{~mA} \\
& I_{R}=150 \mu \mathrm{~A} \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& 40 \\
& 20 \\
& 20
\end{aligned}
\] & 100 & 150 & \(\mathrm{ppm} /{ }^{\circ} \mathrm{C}\)
\(\mathrm{ppm} /{ }^{\circ} \mathrm{C}(\max )\)
\(\mathrm{ppm} /{ }^{\circ} \mathrm{C}(\max )\) \\
\hline \multirow[t]{2}{*}{\(\overline{\Delta V_{R} / \Delta I_{R}}\)} & \multirow[t]{2}{*}{Reverse Breakdown Voltage Change with Operating Current Change} & \(\mathrm{I}_{\text {RMIN }} \leq \mathrm{I}_{\mathrm{R}} 1 \mathrm{~mA}\) & 0.8 & \[
\begin{aligned}
& 1.5 \\
& 3.5
\end{aligned}
\] & \[
\begin{aligned}
& 2.0 \\
& 4.0
\end{aligned}
\] & \(m V\)
\(m V(\max )\)
\(m V(\max )\) \\
\hline & & \(1 \mathrm{~mA} \leq \mathrm{I}_{\mathrm{R}} 15 \mathrm{~mA}\) & 8.0 & \[
\begin{aligned}
& 12.0 \\
& 23.0
\end{aligned}
\] & \[
\begin{aligned}
& 18.0 \\
& 29.0
\end{aligned}
\] & \(m V\)
\(m V(\max )\)
\(m V(\max )\) \\
\hline \(\mathrm{Z}_{\mathrm{R}}\) & Reverse Dynamic Impedance & \[
\begin{aligned}
& I_{R}=1 \mathrm{~mA}, \mathrm{f}=120 \mathrm{~Hz} \\
& \mathrm{I}_{\mathrm{AC}}=0.1 \mathrm{I}_{\mathrm{R}}
\end{aligned}
\] & 0.7 & 1.7 & 2.3 & \[
\begin{gathered}
\Omega \\
\Omega(\max )
\end{gathered}
\] \\
\hline \(\mathrm{e}_{\mathrm{N}}\) & Wideband Noise & \[
\begin{aligned}
& I_{R}=150 \mu \mathrm{~A} \\
& 10 \mathrm{~Hz} \leq \mathrm{f} \leq 10 \mathrm{kHz}
\end{aligned}
\] & 180 & & & \(\mu \mathrm{V}_{\text {RMS }}\) \\
\hline \(\mathrm{VV}_{\mathrm{R}}\) & Reverse Breakdown Voltage Long Term Stability & \[
\begin{aligned}
& \mathrm{t}=1000 \mathrm{hrs} \\
& \mathrm{~T}=25^{\circ} \mathrm{C} \pm 0.1^{\circ} \mathrm{C} \\
& \mathrm{I}_{\mathrm{R}}=150 \mu \mathrm{~A}
\end{aligned}
\] & 120 & & & ppm \\
\hline
\end{tabular}

Boldface limits apply for \(T_{A}=T_{J}=T_{\text {MIN }}\) to \(T_{M A X}\); all other limits \(T_{A}=T_{J}=25^{\circ} \mathrm{C}\). The grades \(C\) and \(D\) designate initial Reverse Breakdown Voltage tolerance of \(\pm 0.5 \%\) and \(\pm 1.0 \%\) respectively.

\section*{LM4040 Typical Characteristics}





LM4041-1.2 Electrical Characteristics
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Symbol & Parameter & Conditions & Typical (Note 4) & \multicolumn{2}{|c|}{\begin{tabular}{l}
LM4041CIM3 \\
Limits \\
(Note 5)
\end{tabular}} & Units (Limit) \\
\hline \multirow[t]{2}{*}{\(\mathrm{V}_{\mathrm{R}}\)} & Reverse Breakdown Voltage & \(\mathrm{I}_{\mathrm{R}}=100 \mu \mathrm{~A}\) & 1.225 & \multicolumn{2}{|l|}{} & V \\
\hline & Reverse Breakdown Voltage Tolerance & \(\mathrm{I}_{\mathrm{R}}=100 \mu \mathrm{~A}\) & & \multicolumn{2}{|c|}{\[
\begin{gathered}
\pm 6 \\
\pm \mathbf{1 4}
\end{gathered}
\]} & \[
\begin{aligned}
& \mathrm{mV}(\max ) \\
& \mathrm{mV}(\max )
\end{aligned}
\] \\
\hline \(\mathrm{I}_{\text {RMIN }}\) & Minimum Operating Current & & 45 & \multicolumn{2}{|c|}{\[
\begin{aligned}
& 60 \\
& 65
\end{aligned}
\]} & \[
\begin{gathered}
\mu \mathrm{A} \\
\mu \mathrm{~A}(\max ) \\
\mu \mathrm{A}(\max )
\end{gathered}
\] \\
\hline \(\Delta \mathrm{V}_{\mathrm{R}} / \Delta \mathrm{T}\) & Average Reverse Breakdown Voltage Temperature Coefficient & \[
\begin{aligned}
& I_{R}=10 \mathrm{~mA} \\
& I_{R}=1 \mathrm{~mA} \\
& I_{R}=100 \mu \mathrm{~A}
\end{aligned}
\] & \[
\begin{aligned}
& 20 \\
& 15 \\
& 15
\end{aligned}
\] & \multicolumn{2}{|c|}{\(\pm 100\)} & \(\mathrm{ppm} /{ }^{\circ} \mathrm{C}\)
\(\mathrm{ppm} /{ }^{\circ} \mathrm{C}(\max )\)
\(\mathrm{ppm} /{ }^{\circ} \mathrm{C}\) (max) \\
\hline \multirow[t]{2}{*}{\(\Delta \mathrm{V}_{\mathrm{R}} / \Delta \mathrm{l}_{\mathrm{R}}\)} & \multirow[t]{2}{*}{Reverse Breakdown Voltage Change with Operating Current Change} & \(\mathrm{I}_{\text {RMIN }} \leq \mathrm{I}_{\mathrm{R}} 1 \mathrm{~mA}\) & 0.7 & \multicolumn{2}{|c|}{\[
\begin{aligned}
& 1.5 \\
& 2.0
\end{aligned}
\]} & \[
\begin{gathered}
\mathrm{mV} \\
\mathrm{mV}(\max ) \\
\mathrm{mV}(\max )
\end{gathered}
\] \\
\hline & & \(1 \mathrm{~mA} \leq \mathrm{I}_{\mathrm{R}} 12 \mathrm{~mA}\) & 4.0 & \multicolumn{2}{|c|}{\[
\begin{aligned}
& 6.0 \\
& 8.0
\end{aligned}
\]} & \[
\begin{gathered}
\mathrm{mV} \\
\mathrm{mV}(\max ) \\
\mathrm{mV}(\max )
\end{gathered}
\] \\
\hline \(\mathrm{Z}_{\mathrm{R}}\) & Reverse Dynamic Impedance & \[
\begin{aligned}
& I_{R}=1 \mathrm{~mA}, f=120 \mathrm{~Hz} \\
& I_{A C}=0.1 I_{R}
\end{aligned}
\] & 0.5 & \multicolumn{2}{|c|}{1.5} & \[
\begin{gathered}
\Omega \\
\Omega(\max )
\end{gathered}
\] \\
\hline \(\mathrm{e}_{\mathrm{N}}\) & Wideband Noise & \[
\begin{aligned}
& I_{R}=100 \mu A \\
& 10 \mathrm{~Hz} \leq f \leq 10 \mathrm{kHz}
\end{aligned}
\] & 20 & & & \(\mu \mathrm{V}_{\text {RMS }}\) \\
\hline \(\Delta \mathrm{V}_{\mathrm{R}}\) & Reverse Breakdown Voltage Long Term Stability & \[
\begin{aligned}
& \mathrm{t}=1000 \mathrm{hrs} \\
& \mathrm{~T}=25^{\circ} \mathrm{C} \pm 0.1^{\circ} \mathrm{C} \\
& \mathrm{I}_{\mathrm{R}}=100 \mu \mathrm{~A} \\
& \hline
\end{aligned}
\] & 120 & & & ppm \\
\hline Symbol & Parameter & Conditions & Typical (Note 4) & LM4041DIM
LM4041DIM3
LM4041DIZ
Limits
(Note 5) & \begin{tabular}{l}
LM4041EIM3 \\
Limits \\
(Note 5)
\end{tabular} & Units (Limit) \\
\hline \multirow[t]{2}{*}{\(\mathrm{V}_{\mathrm{R}}\)} & Reverse Breakdown Voltage & \(\mathrm{I}_{\mathrm{R}}=100 \mu \mathrm{~A}\) & 1.225 & & & V \\
\hline & Reverse Breakdown Voltage Tolerance & \(\mathrm{I}_{\mathrm{R}}=100 \mu \mathrm{~A}\) & & \[
\begin{aligned}
& \pm 12 \\
& \pm 24
\end{aligned}
\] & \[
\begin{aligned}
& \pm 25 \\
& \pm 36
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{mV}(\max ) \\
& \mathrm{mV}(\max )
\end{aligned}
\] \\
\hline \(\mathrm{I}_{\text {RMIN }}\) & Minimum Operating Current & & 45 & \[
\begin{aligned}
& 65 \\
& 70
\end{aligned}
\] & \[
\begin{aligned}
& 65 \\
& 70
\end{aligned}
\] & \[
\begin{gathered}
\mu \mathrm{A} \\
\mu \mathrm{~A}(\max ) \\
\mu \mathrm{A}(\max )
\end{gathered}
\] \\
\hline \(\overline{\Delta \mathrm{V}_{\mathrm{R}} / \Delta \mathrm{T}}\) & Average Reverse Breakdown Voltage Temperature Coefficient & \[
\begin{aligned}
& I_{R}=10 \mathrm{~mA} \\
& I_{R}=1 \mathrm{~mA} \\
& I_{R}=100 \mu \mathrm{~A}
\end{aligned}
\] & \[
\begin{aligned}
& 20 \\
& 15 \\
& 15
\end{aligned}
\] & \(\pm 150\) & \(\pm 150\) & ppm \(/{ }^{\circ} \mathrm{C}\)
ppm \(/{ }^{\circ} \mathrm{C}(\) max \()\)
ppm \(/{ }^{\circ} \mathrm{C}\) (max) \\
\hline \(\overline{\Delta V_{R} / \Delta I_{R}}\) & Reverse Breakdown Voltage Change with Operating Current Change & \(\mathrm{I}_{\text {RMIN }} \leq \mathrm{I}_{\mathrm{R}} 1 \mathrm{~mA}\) & 0.3 & \[
\begin{aligned}
& 2.0 \\
& 2.5
\end{aligned}
\] & \[
\begin{aligned}
& 2.0 \\
& 2.5
\end{aligned}
\] & \(m V\)
\(m V(\max )\)
\(m V(\max )\) \\
\hline & & \(1 \mathrm{~mA} \leq \mathrm{I}_{\mathrm{R}} 15 \mathrm{~mA}\) & 2.5 & \[
\begin{gathered}
8.0 \\
10.0
\end{gathered}
\] & \[
\begin{gathered}
8.0 \\
10.0
\end{gathered}
\] & \(m V\)
\(m V(\max )\)
\(m V(\max )\) \\
\hline \(\mathrm{Z}_{\mathrm{R}}\) & Reverse Dynamic Impedance & \[
\begin{aligned}
& I_{R}=1 \mathrm{~mA}, f=120 \mathrm{~Hz} \\
& I_{A C}=0.1 I_{R}
\end{aligned}
\] & 0.3 & 2.0 & 2.0 & \[
\begin{gathered}
\Omega \\
\Omega(\max )
\end{gathered}
\] \\
\hline \(\mathrm{e}_{\mathrm{N}}\) & Wideband Noise & \[
\begin{aligned}
& I_{R}=100 \mu \mathrm{~A} \\
& 10 \mathrm{~Hz} \leq \mathrm{f} \leq 10 \mathrm{kHz}
\end{aligned}
\] & 35 & & & \(\mu \mathrm{V}_{\text {RMS }}\) \\
\hline \(\Delta \mathrm{V}_{\mathrm{R}}\) & Reverse Breakdown Voltage Long Term Stability & \[
\begin{aligned}
& \mathrm{t}=1000 \mathrm{hrs} \\
& \mathrm{~T}=25^{\circ} \mathrm{C} \pm 0.1^{\circ} \mathrm{C} \\
& \mathrm{I}_{\mathrm{R}}=100 \mu \mathrm{~A}
\end{aligned}
\] & 120 & & & ppm \\
\hline
\end{tabular}

Boldface limits apply for \(T_{A}=T_{J}=T_{\text {MIN }}\) to \(T_{M A X}\); all other limits \(T_{A}=T_{J}=25^{\circ} \mathrm{C}\). The grades \(\mathrm{C}, \mathrm{D}\), and E designate initial Reverse Breakdown Voltage tolerance of \(\pm 0.5 \%, \pm 1.0 \%\), and \(\pm 2.0\) respectively.

\section*{LM4041-Adjustable Electrical Characteristics}
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Symbol & Parameter & Conditions & Typical (Note 4) & \begin{tabular}{l}
LM4041CIM3 \\
Limits \\
(Note 5)
\end{tabular} & LM4041DIM
LM4041DIM3
LM4041DIZ
Limits
(Note 5) & \begin{tabular}{l}
Units \\
(Limit)
\end{tabular} \\
\hline \multirow[t]{2}{*}{\(\overline{V_{\text {REF }}}\)} & Reference Breakdown Voltage & \[
\begin{aligned}
& \mathrm{I}_{\mathrm{R}}=100 \mu \mathrm{~A} \\
& \mathrm{~V}_{\text {OUT }}=5 \mathrm{~V}
\end{aligned}
\] & 1.233 & & & V \\
\hline & Reference Breakdown Voltage Tolerance (Note 8) & \(\mathrm{I}_{\mathrm{R}}=100 \mu \mathrm{~A}\) & & \[
\begin{gathered}
\pm 6.2 \\
\pm 14
\end{gathered}
\] & \[
\begin{aligned}
& \pm 12 \\
& \pm 24
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{mV}(\max ) \\
& \mathrm{mV}(\max )
\end{aligned}
\] \\
\hline \(\overline{\mathrm{I}_{\text {RMIN }}}\) & Minimum Operating Current & & 45 & \[
\begin{aligned}
& 60 \\
& 65
\end{aligned}
\] & \[
\begin{aligned}
& 65 \\
& 70
\end{aligned}
\] & \[
\begin{gathered}
\mu \mathrm{A} \\
\mu \mathrm{~A}(\max ) \\
\mu \mathrm{A}(\max )
\end{gathered}
\] \\
\hline \multirow[t]{2}{*}{\[
\begin{aligned}
& \overline{\Delta \mathrm{V}_{\mathrm{REF}}} \\
& / \Delta \mathrm{I}_{\mathrm{R}}
\end{aligned}
\]} & \multirow[t]{2}{*}{Reference Voltage Change with Operating Current Change} & \[
\begin{aligned}
& \mathrm{I}_{\text {RMIN }} \leq \mathrm{I}_{\mathrm{R}} 1 \mathrm{~mA} \\
& \text { SOT-23: } \\
& \mathrm{V}_{\text {OUT }} \geq 1.6 \mathrm{~V} \\
& \text { (Note 7) }
\end{aligned}
\] & 0.7 & \[
\begin{aligned}
& 1.5 \\
& 2.0
\end{aligned}
\] & \[
\begin{aligned}
& 2.0 \\
& 2.5
\end{aligned}
\] & \(m V\)
\(m V(\max )\)
\(m V(\max )\) \\
\hline & & \[
\begin{aligned}
& 1 \mathrm{~mA} \leq \mathrm{I}_{\mathrm{R}} 12 \mathrm{~mA} \\
& \text { SOT-23: } \\
& \mathrm{V}_{\text {OUT }} \geq 1.6 \mathrm{~V} \\
& \text { (Note 7) }
\end{aligned}
\] & 2 & \[
\begin{aligned}
& 4 \\
& 6
\end{aligned}
\] & \[
\begin{aligned}
& 6 \\
& 8
\end{aligned}
\] & \(m V\)
\(m V(\max )\)
\(m V(\max )\) \\
\hline \[
\begin{aligned}
& \Delta \mathrm{V}_{\mathrm{REF}} \\
& / \Delta \mathrm{V}_{\mathrm{O}}
\end{aligned}
\] & Reference Voltage Change with Output Voltage Change & \(\mathrm{I}_{\mathrm{R}}=1 \mathrm{~mA}\) & -1.3 & \[
\begin{aligned}
& -2.0 \\
& -2.5
\end{aligned}
\] & \[
\begin{aligned}
& -2.5 \\
& -3.0
\end{aligned}
\] & \[
\begin{gathered}
\mathrm{mV} / \mathrm{V} \\
\mathrm{mV} / \mathrm{V}(\max ) \\
\mathrm{mV} / \mathrm{V}(\max )
\end{gathered}
\] \\
\hline \(\mathrm{I}_{\mathrm{FB}}\) & Feedback Current & & 60 & \[
\begin{aligned}
& 100 \\
& 120
\end{aligned}
\] & \[
\begin{aligned}
& 150 \\
& 200
\end{aligned}
\] & \[
\begin{gathered}
\mathrm{nA} \\
\mathrm{nA}(\max ) \\
\mathrm{nA}(\max )
\end{gathered}
\] \\
\hline \[
\begin{aligned}
& \Delta \mathrm{V}_{\mathrm{REF}} \\
& / \Delta \mathrm{T}
\end{aligned}
\] & \begin{tabular}{l}
Average Reference \\
Voltage Temperature \\
Coefficient \\
(Note 8)
\end{tabular} & \[
\begin{aligned}
& \mathrm{V}_{\text {OUT }}=5 \mathrm{~V} \\
& \mathrm{I}_{\mathrm{R}}=10 \mathrm{~mA} \\
& \mathrm{I}_{\mathrm{R}}=1 \mathrm{~mA} \\
& \mathrm{I}_{\mathrm{R}}=100 \mu \mathrm{~A}
\end{aligned}
\] & \[
\begin{aligned}
& 20 \\
& 15 \\
& 15
\end{aligned}
\] & \(\pm 100\) & \(\pm 150\) & \[
\begin{gathered}
\mathrm{ppm} /{ }^{\circ} \mathrm{C} \\
\mathrm{ppm} /{ }^{\circ} \mathrm{C}(\text { max }) \\
\mathrm{ppm} /{ }^{\circ} \mathrm{C} \text { (max) }
\end{gathered}
\] \\
\hline \(\mathrm{Z}_{\text {OUT }}\) & Dynamic Output Impedance & \[
\begin{gathered}
I_{R}=1 \mathrm{~mA}, f=120 \mathrm{~Hz} \\
I_{\text {AC }}=0.1 I_{R} \\
V_{\text {OUT }}=V_{\text {REF }} \\
V_{\text {OUT }}=10 \mathrm{~V}
\end{gathered}
\] & \[
\begin{gathered}
0.3 \\
2
\end{gathered}
\] & & & \[
\begin{gathered}
\Omega \\
\Omega(\max )
\end{gathered}
\] \\
\hline \(\mathrm{e}_{\mathrm{N}}\) & Wideband Noise & \[
\begin{aligned}
& I_{R}=100 \mu \mathrm{~A} \\
& 10 \mathrm{~Hz} \leq \mathrm{f} \leq 10 \mathrm{kHz}
\end{aligned}
\] & 20 & & & \(\mu \mathrm{V}_{\text {RMS }}\) \\
\hline \(\overline{\Delta V_{\text {REF }}}\) & Reference Voltage Long Term Stability & \[
\begin{aligned}
& \mathrm{t}=1000 \mathrm{hrs} \\
& \mathrm{~T}=25^{\circ} \mathrm{C} \pm 0.1^{\circ} \mathrm{C} \\
& \mathrm{I}_{\mathrm{R}}=100 \mu \mathrm{~A}
\end{aligned}
\] & 120 & & & ppm \\
\hline
\end{tabular}

Boldface limits apply for \(T_{A}=T_{J}=T_{\text {MIN }}\) to \(T_{M A X}\); all other limits \(T_{J}=25^{\circ} \mathrm{C}\) unless otherwise specified (SOT-23, see Note 7), \(\mathrm{I}_{\text {RMIN }} \leq \mathrm{I}_{\mathrm{R}}<12 \mathrm{~mA}, \mathrm{~V}_{\text {REF }} \leq \mathrm{V}_{\text {OUT }} \leq 10 \mathrm{~V}\). The grades C and D designate initial Reverse Breakdown Voltage tolerance of \(\pm 0.5 \%\) and \(\pm 1 \%\), respectively for \(\mathrm{V}_{\text {OUT }}=5 \mathrm{~V}\).

\section*{LM4040 and LM4041 Electrical Characteristic Notes}

Note 1 Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits. For guaranteed specification and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.
Note 2 The maximum power dissipation must be derated at elevated temperatures and is dictated by \(T_{J M A X}\) (maximum junction temperature), \(\theta_{J A}\) (junction to ambient thermal resistance), and \(T_{A}\) (ambient temperature). The maximum allowable power dissipation at any temperature is \(P D_{M A X}=\left(T_{J M A X}-T_{A}\right) / \theta_{J A}\) or the number given in the Absolute Maximum Ratings, whichever is lower. For the LM4040 and \(L M 4041, T_{J M A X}=\) \(125^{\circ} \mathrm{C}\), and the typical thermal resistance \(\left(\theta_{\mathrm{JA}}\right)\), when board mounted, is \(185^{\circ} \mathrm{C} / \mathrm{W}\) for the M package, \(326^{\circ} \mathrm{C} / \mathrm{W}\) for the SOT- 23 package, and \(180^{\circ} \mathrm{C} / \mathrm{W}\) with \(0.4^{\prime \prime}\) lead length and \(170^{\circ} \mathrm{C} / \mathrm{W}\) with \(0.125^{\prime \prime}\) lead length for the TO-92 package.
Note 3 The human body model is a 100 pF capacitor discharged through a \(1.5 \mathrm{k} \Omega\) resistor into each pin. The machine model is a 200 pF capacitor discharged directly into each pin.
Note 4 Typicals are at \(\mathrm{T}_{J}=25^{\circ} \mathrm{C}\) and represent most likely parametric norm.
Note 5 Limits are \(100 \%\) production tested at \(25^{\circ} \mathrm{C}\). Limits over temperature are guaranteed through correlation using Statistical Quality Control (SQL) methods.
Note 6 The boldface (over temperature limit for Reverse Breakdown Voltage Tolerance is defined as the room temperature Reverse Breakdown Voltage Tolerance \(\pm\left[\left(\Delta \mathrm{V}_{\mathrm{R}} / \Delta \mathrm{T}\right)\left(65^{\circ} \mathrm{C}\right)\left(\mathrm{V}_{\mathrm{R}}\right)\right] . \Delta \mathrm{V}_{\mathrm{R}} / \Delta \mathrm{T}\) is the \(\mathrm{V}_{\mathrm{R}}\) temperature coefficient, \(65^{\circ} \mathrm{C}\) is the temperature range from \(-40^{\circ} \mathrm{C}\) to the reference point of \(25^{\circ} \mathrm{C}\), and \(\mathrm{V}_{\mathrm{R}}\) is the reverse breakdown voltage. The total over temperature tolerance for the different grades follows:
C-grade: \(\pm 1.15 \%= \pm 0.5 \% \pm 100 \mathrm{ppm} /{ }^{\circ} \mathrm{C} \times 65^{\circ} \mathrm{C}\)
D-grade: \(\pm 1.98 \%= \pm 1.0 \% \pm 150 \mathrm{ppm} /{ }^{\circ} \mathrm{C} \times 65^{\circ} \mathrm{C}\) E-grade: \(\pm 2.98 \%= \pm 1.0 \% \pm 150 \mathrm{ppm} /{ }^{\circ} \mathrm{C} \times 65^{\circ} \mathrm{C}\)
Example: The C-grade LM4040-2.5 has an over temperature Reverse Breakdown Voltage tolerance of \(\pm 2.5 \times 1.15 \%= \pm 28.75 \mathrm{mV}\).
Note 7 When \(V_{\text {OUT }} \leq 1.6 \mathrm{~V}\), the LM4041-ADJ in the SOT-23 package must operate at reduced \(\mathrm{I}_{\mathrm{R}}\). This is caused by the series resistance of the die attach between the die ( - ) output and the package ( - ) output pin. See the Output Saturation (SOT-23 only) curve in the Typical Performance Characteristics section.
Note 8 Reference voltage and temperature coefficient will change with output voltage. See Typical Performance Characteristics curves.

\section*{LM4041 Typical Characteristics}



Output Saturation
(SOT-23 Only)




Reference Voltage vs.
Temperature and Output Voltage



\(\dagger\) Reverse Characteristics
Test Circuit

\# Large Signal Response Test Circuit

Feedback Current vs. Output Voltage and Temperature



* Output Impedance vs. Freq.
maximum value. When the supply voltage is at its maximum and \(I_{L}\) is at its minimum, \(R_{S}\) should be large enough so that the current flowing through the LM4040-x.x is less than 15 mA , and the current flowing through the LM4041-1.2 or LM4041-ADJ is less than 12 mA .
\(R_{S}\) is determined by the supply voltage \(\left(V_{S}\right)\), the load and operating current, ( \(\mathrm{I}_{\mathrm{L}}\) and \(\mathrm{I}_{\mathrm{Q}}\) ), and the reference's reverse breakdown voltage \(\left(\mathrm{V}_{\mathrm{R}}\right)\).
\[
R_{s}=\left(V_{S}-V_{R}\right) /\left(I_{L}+I_{Q}\right)
\]

\section*{Adjustable Regulator}

The LM4041-ADJ's output voltage can be adjusted to any value in the range of 1.24 V through 10 V . It is a function of the internal reference voltage ( \(\mathrm{V}_{\mathrm{REF}}\) ) and the ratio of the external feedback resistors as shown in Figure 2. The output is found using the equation
\[
\begin{equation*}
V_{O}=V_{R E F}{ }^{\prime}[(R 2 / R 1)+1] \tag{1}
\end{equation*}
\]
where \(\mathrm{V}_{\mathrm{O}}\) is the desired output voltage. The actual value of the internal \(\mathrm{V}_{\text {REF }}\) is a function of \(\mathrm{V}_{\mathrm{O}}\). The "corrected" \(\mathrm{V}_{\text {REF }}\) is determined by
\[
\begin{equation*}
V_{R E F}{ }^{\prime}=V_{O}\left(\Delta V_{R E F} / \Delta V_{O}\right)+V_{Y} \tag{2}
\end{equation*}
\]
where \(\mathrm{V}_{\mathrm{O}}\) is the desired output voltage. \(\Delta \mathrm{V}_{\text {REF }} / \Delta \mathrm{V}_{\mathrm{O}}\) is found in the Electrical Characteristics and is typically \(-1.3 \mathrm{mV} / \mathrm{V}\) and \(\mathrm{V}_{\mathrm{Y}}\) is equal to 1.233 V . Replace the value of \(\mathrm{V}_{\mathrm{REF}}\) ' in equation (1) with the value found using equation (2).

Note that actual output voltage can deviate from that predicted using the typical \(\Delta \mathrm{V}_{\mathrm{REF}} / \Delta \mathrm{V}_{\mathrm{O}}\) in equation (2); for C grade parts, the worst-case \(\Delta \mathrm{V}_{\mathrm{REF}} / \Delta \mathrm{V}_{\mathrm{O}}\) is \(-2.5 \mathrm{mV} / \mathrm{V}\) and \(V_{Y}=1.248 \mathrm{~V}\).
The following example shows the difference in output voltage resulting from the typical and worst case values of \(\Delta \mathrm{V}_{\mathrm{REF}} / \Delta \mathrm{V}_{\mathrm{O}}\) :
Let \(\mathrm{V}_{\mathrm{O}}=+9 \mathrm{~V}\). Using the typical values of \(\Delta \mathrm{V}_{\text {REF }} / \Delta \mathrm{V}_{\mathrm{O}}, \mathrm{V}_{\text {REF }}\) is 1.228 V . Choosing a value of \(\mathrm{R} 1=10 \mathrm{k} \Omega, \mathrm{R} 2=63.272 \mathrm{k} \Omega\). Using the worst case \(\Delta \mathrm{V}_{\mathrm{REF}} / \Delta \mathrm{V}_{\mathrm{O}}\) for the C -grade and D grade parts, the output voltage is actually 8.965 V and 8.946 V respectively. This results in possible errors as large as \(0.39 \%\) for the C-grade parts and \(0.59 \%\) for the D-grade parts. Once again, resistor values found using the typical value of \(\Delta \mathrm{V}_{\text {REF }} / \Delta \mathrm{V}_{\mathrm{O}}\) will work in most cases, requiring no further adjustment.


Figure 3. Voltage Level Detector


Figure 5. Fast Positive Clamp
\[
2.4 \mathrm{~V}+\Delta \mathrm{V}_{\mathrm{D} 1}
\]


Figure 4. Voltage Level Detector


Figure 6. Bidirectional Clamp \(\pm 2.4 \mathrm{~V}\)


Figure 7. Bidirectional Adjustable Clamp \(\pm 18 \mathrm{~V}\) to \(\pm 2.4 \mathrm{~V}\)


Figure 8. Bidirectional Adjustable Clamp \(\pm 2.4\) to \(\pm 6 \mathrm{~V}\)


Figure 9. Floating Current Detector


\section*{Table of Contents}
Section 11: Semicustom, Custom and Foundry
MPD8020 CMOS/DMOS Semicustom High-Voltage Array* ..... 11-2
MPD8021 EZAnalog \({ }^{\text {TM }}\) Semicustom High-Voltage Array* ..... 11-4
Foundry Process Selection Guide ..... 11-6

\footnotetext{
* Summary information. For full details, contact Micrel.
}

MPD8020

CMOS/DMOS Semicustom High-Voltage Array
Summary Information*-Not Recommended for New Designs

\section*{General Description}

The Micrel MPD8020 is a Smart Power Application Specific Integrated Circuit (ASIC). The MPD8020 features an array of low-voltage CMOS analog and digital circuits and highvoltage DMOS power transistors on a monolithic integrated circuit. The MPD8020 provides the customer a proprietary design with size, reliability, performance advantages.

\section*{Quick Turnaround}

Prepared wafers can be held prior to the final process (metallization) where the customer's unique interconnect pattern is applied. This speeds turnaround by allowing many of the fabrication steps to be completed before the final design is finished.

\section*{Voltage Ratings}

The MPD8020's logic and analog circuitry operate from a single +5 V to +15 V supply. The high-voltage section operates from +20 V to +100 V . An optional internal charge pump, plus two external components, can drive the internal N -channel DMOS FET gates approximately 15 V higher than the highvoltage supply as required by high-side switch applications.

\section*{Fabrication Process}

The MPD8020 CMOS/DMOS Semicustom High-Voltage Array uses Micrel's proprietary process which combines TTL/CMOS compatible high-speed CMOS logic, CMOS analog, bipolar analog, and high-voltage DMOS power devices in single IC.

\section*{Package Options}
- Dice
- 16-pin to 48 -pin plastic DIPs
- 16-pin to 48-pin ceramic DIPs
- Ceramic LCCs
- PLCCs
- Surface mount packages
- Fused-lead PLCCs and DIPs
- Custom packages

\section*{Support}

The MPD8020 is supported from concept to packaged ICs by Micrel's designers, CAD systems, CAE simulations (including SPICE, HILO, TIMVER), and an experienced fabrication and test group.

\section*{Features}
- Sixteen 100V, 200mA, 10 \(\Omega\), N-channel, DMOS power FETs with fully floating gates, drains, and sources
- DMOS can be paralleled for \(100 \mathrm{~V}, 3.2 \mathrm{~A}, 0.625 \Omega\), single, half-bridge, full-bridge, or bilateral switches
- 200 uncommitted CMOS gates array
- Twelve TTL/CMOS I/O buffers
- Three op amp/comparator/Schmitt trigger circuits
- One unity-gain analog buffer
- \(1.25 \mathrm{~V} / 2.5 \mathrm{~V}\) bandgap reference
- Overtemperature sensor
- Charge pump (drives high-side switch gates above \(\mathrm{V}_{\mathrm{DD}}\) )
- Sixteen medium-current, current-sink drivers
- Sixteen high-voltage, level-shifting, high-side drivers
- Separate analog- and digital-ground pads
- Numerous logic, high-voltage, \(\mathrm{V}_{\mathrm{CC}}\), and \(\mathrm{V}_{\mathrm{DD}}\) pads
- Resistors, capacitors, and a zener diode
- Military temperature specifications available
- Military, commercial, and power packages

\section*{Applications}
- Switch-mode regulators
- Motor control
- Bilateral analog switch
- High-voltage switch
- Relay and solenoid driver
- Smart switch with bus decoder
- Half- or full-bridge driver
- 3-phase driver
- Lamp driver
- Differential line driver
- Automotive switch
- Printer solenoid driver
- High-voltage display driver


MPD8020 CMOS/DMOS/Bipolar Semicustom Array

\footnotetext{
* Contact Micrel for more information.
}

\section*{Available Macro Cells}
- 16 fully floating \(100 \mathrm{~V}, 200 \mathrm{~mA}, 10 \Omega\) vertical-DMOS FETs
- 16 high-voltage 100 V - and N -channel level shifters (configured from 32 cross coupled 20 mA to 50 mA P - and N -channel pairs)
- 200 CMOS gates in an uncommitted gate array
- over 30 pre-designed logic "templates" of shift registers, decoders, flip-flops, NAND gates, NOR gates, etc.
general purpose op amps, comparators, and Schmitt triggers, implemented in the gate array
- 12 TTL/CMOS I/O buffers
- 16 logic drivers (with logic enable) for bottom-side DMOS drive
- 3 configurable op amp/comparator/Schmitt trigger cells configurable as:
- ground or \(\mathrm{V}_{\mathrm{CC}}\) sensing amplifiers or comparators
- folded cascode high-performance amplifiers
- NPN input amplifiers
- programmable bandwidth/power consumption amplifiers
- Unity-gain buffer with adaptive bias (to drive large loads with minimum quiescent current)
- 1.25 V bandgap reference plus multiple programmable outputs up to \(\mathrm{V}_{\mathrm{CC}}\)
- Overtemperature protection circuit with programmable temperature trip points and hysteresis
- Master bias programming circuit for all the linears
- High-voltage \(\mathrm{V}^{++}\)"doubler" for N -channel gate drive above the \(+100 \mathrm{~V} \mathrm{~V}_{\mathrm{DD}}\) supply
- Low-voltage ( \(\mathrm{V}_{\mathrm{CC}}\) ) pass regulator to drive a local lowvoltage analog and digital power supply from the highvoltage supply.
- Multiple current mirrors both at high (100V) and low (15V) levels
- Floating zener clamps, avalanche zeners, references and Schottky diodes
- Diffusion, diffusion P-well, pinched and poly resistors
- 40pF of on-chip capacitance
- Isolated PNP and NPN transistors

\section*{Design Resources and Requirements}

\section*{Supplied by Micrel}
- MPD8020 CMOS/DMOS Semicustom High-Voltage Array data sheet
- MPD8020 Kit Part \#1 (Analog SSI and MSI Circuits)
- 40-pin DIP kit parts with 11 commonly used analog circuits
- Kit Part Part \#1 data sheet with specification and application hints
- MPD8020 Kit Part \#2 (Digital SSI and MSI Circuits)
- 40-pin DIP kit parts with 8 revealing digital circuits for checking speed and digital timing characteristics (also some ananlog circuits implemented in the gate array)
- Kit Part \#2 data sheet with specification and application hints
- Highly experienced design and applications engineers on call to discuss how to optimize a complex analog, digital, and power circuit on one I.C.

\section*{Requirements by Micrel}
- System block diagram with basic I/O specifications, or...
- Schematic of circuit implemented with analog, digital, and discrete power transistors plus the I/O specification, or...
- Breadboard using Micrel kit parts plus "glue" logic and I/O specification, or...
- Spice and Hi-Low netlists or other compatible computer generated description and I/O specifications.

\section*{Typical Semicustom Design Cycle}

The typical design cycle follows exploratory discussions and contract initiation.
\begin{tabular}{|c|c|}
\hline Week & Activity \\
\hline 2 & Specification and customer interface \\
\hline 8 & Design and customer interface \\
\hline 12 & Electrical and layout computerized checks \\
\hline 14 & Mask generation \\
\hline 16 & Apply ASIC masks to preprocessed wafers \\
\hline 17 & Wafer test \\
\hline 19 & Packaged test units \\
\hline 20 & Final test, QA and ship 25 units \\
\hline
\end{tabular}

MPD8021
畕-EZAnalog \({ }^{\text {TM }}\) Semicustom High-Voltage Array
Summary Information

\section*{General Description}

The MPD8021 is a semicustom, high-voltage, mixed-mode, power ASIC (Application Specific Integrated Circuit) suitable for quantities from 10 to 100,000's of pieces. Clients can begin designing proprietary ASICs using a low-cost SPICE simulator and the free MPD8021 Design Kit-available for downloading via the Internet.

\section*{Technology}

The MPD8021 features bipolar/CMOS/DMOS high-voltage technology and is fabricated using Micrel's proprietary BCD5 process to combine high-speed, low-voltage digital and analog circuits with high-voltage DMOS power drive circuits on a single chip.
All logic and analog circuitry is powered from a single +3 V to +12 V supply. The high-voltage portion functions at voltages from +20 V to over +100 V and includes a charge pump.

\section*{Rapid Turnaround}

Micrel delivers rapid turnaround by applying a unique metal interconnect pattern, based on the client's design, to a stock MPD8021 wafer. To facilitate a rapid and low-cost design approach, Micrel offers MPD8021 development programs that range from limited assistance to full turnkey.
When you are ready for production, count on Micrel's proven fab and test group to provide timely deliveries of high-quality, fully-tested, proprietary ICs.

\section*{Low-Cost Development}

There is no cost or obligation to begin developing your own MPD8021-based custom IC. "Kit parts" which are actual working designs, featuring access to many internal functions, are available for breadboarding circuits.


MPD8021 Die (0.192" \(\times 0.200\) ")

\section*{Features}
- 12 N -channel, \(100 \mathrm{~V}, 200 \mathrm{~mA}, 10 \Omega\), fully-floating DMOS power FETs (can be paralleled for \(100 \mathrm{~V}, 2.4 \mathrm{~A}, 0.83 \Omega\) single, half-bridge, or bilateral switches)
- 40 high-voltage PMOS FETs
(for level shifting, high-voltage amplifiers)
- 12 high-voltage \(200 \Omega\), DMOS FETs
(for level shifting, voltage amplifiers)
- 20 high-voltage, grounded-source, DMOS FETs
(for level shifting, current mirrors)
- >100 uncommitted CMOS gates
- 12 CMOS/TTL I/O buffers
- 13 low-voltage CMOS tile arrays
(for op amps, comparators, digital circuitry)
- 14 dual-collector PNPs and 12 NPNs
(for trimmed bandgaps, low-offset amplifiers or com-
parators, temperature sensor)
- 3-bit trimming network
(for production trimmed bandgaps or offsets)
- High- and low-value resistors and capacitors
( \(>1 \mathrm{M} \Omega\) total resistance, 45 pF total capacitance)
- 12 V and 6 V zener diodes
(gate-to-source clamps, voltage references)
- 67 I/O pads
(36 include \(2 k V\) ESD protection)
- Guaranteed \(-55^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) operation
- Several package options
- Low-cost prototyping program
- Design support via Internet

\section*{Applications}
- \(2 \phi\) and \(3 \phi\) motor control
- High-voltage, controlled-slew, bus drivers
- High-voltage display drivers
- Lamp drivers with current limit and overtemperature protection
- Relay and solenoid drivers
- Half- and full-bridge drivers
- Multioutput switching power supplies
- High-voltage linear power supplies
- High-voltage signal processing

\section*{MPD8021 World-Wide Web Site}
- http://www.micrel.com
- select "国-EZAnalog" or "Custom Solutions"
- e-mail: help@ezanalog.com

\section*{Ordering Information}
\begin{tabular}{|l|c|c|c|}
\hline Part Number & Type & Temperature Range & Package \\
\hline MIC8021-xxxx* & custom & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & customer specified \\
\hline MIC8021-0001 & kit part & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & 68 -pin PLCC \\
\hline MIC8021-0002 & kit part & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & 68 -pin PLCC \\
\hline
\end{tabular}
* custom part number. Package markings customer specificed.

\section*{MPD8021-0001 Kit Part High-Voltage PWM Controller \({ }^{\dagger}\)}
High-voltage push-pull output stages ..... 6
with CMOS to high-voltage level shiftersand crossover protection logic
High-voltage charge pump for high-side drivewith integral high-side current mirror
Bandgap reference
with PTAT voltage output(usable for thermal shutdown)
Op amp ..... 1
Comparators ..... 4
Floating logic input
Undervoltage lockout\(\dagger\) Digital cells and miscellaneous components are not accessible fromthe pins of this device.1
Absolute Maximum Ratings
DC Input Voltage Negative, Any Pin ( \(\mathrm{V}_{\mathrm{IL}}\) ), Note 1 .................. \(\mathrm{V}_{\text {SUB }}-0.5 \mathrm{~V}\) DC Input Voltage
Positive ESD Pin ( \(\mathrm{V}_{\mathrm{IH}}\) ), Note 2 .....  \(\mathrm{V}^{+}+0.5 \mathrm{~V}\)
Low-Voltage Supply Differential, Note 3 ..... \(+16.5 \mathrm{~V}\)
DMOS Output Device
Continuous ( \(I_{\left.D_{(\text {max }}\right)}\) ), Note 5 ..... 0.2A
Pulsed ( \(\mathrm{l}_{\mathrm{D}(\text { pulse) })}\), Note 6 ..... 0.5A
DMOS Gate Drive Voltage ( \(\mathrm{V}_{\mathrm{GS}(\max )}\) ), Note 7 ..... \(\pm 20 \mathrm{~V}\)
Standard ESD Structure Voltage (VESD), Note 8 ..... 2kV
Storage Temperature ( \(\mathrm{T}_{\mathrm{S}}\) ) ..... \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
General Note: Devices are ESD protected; however, handling precau- tions are recommended.
Note 1: \(\mathrm{V}_{\text {SUB }}\) is the substrate bias voltage.
Note 2: \(\mathrm{V}^{+}\)is the positive ESD clamp potential, user specificed up to +100 V .
Note 4: DMOS source-to-body shorted to substrate at OV
Note 5: \(\quad \mathrm{V}_{\mathrm{GS}}=15 \mathrm{~V}\).
Note 7: Measured relative to source-to-body short.
Note 8: Measured between any two pins.

\section*{MPD8021-0002 Kit Part High-Voltage Characterization Array \({ }^{\ddagger}\)}
High-voltage NPN transistors ..... 4
(includes matching pair)
High-voltage PNP transistor ..... 1
High-voltage P-channel FETs ..... 2
Analog and digital low-voltage MOSFETs ..... 8
Expitaxial JFET ..... 1
\(200 \Omega\) and \(10 \Omega\) high-voltage DMOS transistors ..... 3
6 V and 12 V Zener diodes ..... 2
Small Schottky diode ..... 1
ESD input protection structures ..... 2
High-value resistor (100k) ..... 1
Low-value resistor (7.6k) ..... 1
Low-value polysilicon resistor ..... 1
\(\ddagger\) This device is suitable for curve tracer or bench-top characterization ofvarious device types included in the MPD8021 array. This device is asupplement to the design information available in the Internet DesignKit.
Operating Ratings
Ambient Temperature ( \(\mathrm{T}_{\mathrm{A}}\) ) ..... \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)
Electrical and Physical Summary
Bonding Pads ..... 67
2kV ESD Pads ..... 36
Die Size ..... 0.222 in. \(\times 0.182\) in.
CMOS Output Buffer Tiles ..... 12
CMOS Analog Tiles ..... 13
High-Power DMOS ..... 12@10
Bipolar Devices split-collector PNP ..... 14
NPN ..... 14
zener diodes ..... 10
CMOS Logic Devices NMOS ..... 354
PMOS ..... 354
Resistance P-well ..... \(1 \mathrm{M} \Omega\)
\(\mathrm{N}+\) ..... 20k \(\Omega\)
polysilicon ..... up to \(50 \mathrm{k} \Omega\)
Capacitance ..... 45pF
Trimming Range ..... 3 bits

\section*{Overview}

Micrel has offered foundry services since 1981 to IC designers and manufacturers seeking production solutions compatible with their specific application or technology needs. Micrel provides a variety of 4 " and 6 " wafer processing resources that address unique customer requirements.

Contact the Micrel Silicon Foundry Sales Manager at (408) 944-0800 for more information on foundry capabilities.

\section*{Service Options}
- Foundry: Micrel duplicates client process
- R\&D Foundry: Micrel developes new process to meet unique requirements
- Semicustom: Micrel technology, client design, Micrel process
- Custom: client circuit, Micrel technology, design, and process
- Full Service: client specification, Micrel design, technology, process, test, and packaging.

\section*{Process Summary}
\begin{tabular}{|c|c|c|c|}
\hline Process & Voltage & Feature Size & Description \\
\hline Bipolar & 1.5 V to 150 V & \(1.5 \mu \mathrm{~m}\) to \(8 \mu \mathrm{~m}\) & \begin{tabular}{c} 
junction-isolated bipolar \\
\(\mathrm{X}_{\mathrm{J}}=3 \mu \mathrm{~m}, 3 \Omega\)-cm to \(5 \Omega \cdot \mathrm{~cm}\) epitaxial
\end{tabular} \\
\hline CMOS & 0.8 V to 60 V & \(1.5 \mu \mathrm{~m}\) to \(5 \mu \mathrm{~m}\) & \begin{tabular}{c} 
silicon-gate, self-aligned CMOS \\
N-well or dual-well with optional isolation
\end{tabular} \\
\hline BiCMOS & 3.0 V to 90 V & \(1.5 \mu \mathrm{~m}\) to \(8 \mu \mathrm{~m}\) & bipolar + \(10 \mu \mathrm{~m}\) metal gate CMOS \\
\hline BCD2 & 3.0 V to 40 V & \(1.5 \mu \mathrm{~m}\) to \(3 \mu \mathrm{~m}\) & \(\mathrm{CMOS}+\) junction-isolated bipolar + DMOS \\
\hline BCD3 & 3.0 V to 60 V & \(1.5 \mu \mathrm{~m}\) to \(3 \mu \mathrm{~m}\) & CMOS + junction-isolated bipolar + DMOS \\
\hline BCD5 & 3.0 V to 120 V & \(1.5 \mu \mathrm{~m}\) to \(8 \mu \mathrm{~m}\) & CMOS + junction-isolated bipolar + DMOS \\
\hline
\end{tabular}

Table of Contents

\section*{Section 12: PACKAGE INFORMATION}
Packaging for Automatic Handling ..... 12-3
Mounting Information ..... 12-6
Package Dimensions ..... 12-7
8-Pin Plastic DIP ..... 12-7
14-Pin Plastic DIP ..... 12-7
16-Pin Plastic DIP ..... 12-8
18-Pin Plastic DIP ..... 12-8
20-Pin Plastic DIP ..... 12-9
22-Pin Plastic DIP ..... 12-9
24-Pin Plastic Skinny DIP ..... 12-10
24-Pin Plastic DIP ..... 12-10
28-Pin Plastic DIP ..... 12-11
40-Pin Plastic DIP ..... 12-11
48-Pin Plastic DIP ..... 12-12
8-Pin Ceramic DIP ..... 12-13
14-Pin Ceramic DIP ..... 12-13
16-Pin Ceramic DIP ..... 12-14
18-Pin Ceramic DIP ..... 12-14
20-Pin Ceramic DIP ..... 12-15
22-Pin Ceramic DIP ..... 12-15
24-Pin Ceramic Skinny DIP ..... 12-16
24-Pin Ceramic DIP ..... 12-16
40-Pin Ceramic DIP ..... 12-17
48-Pin Ceramic DIP ..... 12-17
8 -Pin SOIC ..... 12-18
8-Pin Low-Profile SOIC ..... 12-18
14-Pin SOIC ..... 12-19
14-Pin Wide SOIC ..... 12-19
16-Pin SOIC ..... 12-20
16-Pin Wide SOIC ..... 12-20
18-Pin Wide SOIC ..... 12-21
20-Pin Wide SOIC ..... 12-21
24-Pin Wide SOIC ..... 12-22
8-Lead MSOP ..... 12-22
20-Lead SSOP ..... 12-23
28-Lead SSOP ..... 12-23
20-Pin PLCC ..... 12-24
28-Pin PLCC ..... 12-24
44-Pin PLCC ..... 12-25
20-Lead LCC ..... 12-26
40-Lead LCC ..... 12-26
44-Pin CerQuad ..... 12-27
10-Pin CerPack ..... 12-27
52-Pin QFP ..... 12-28
continued
TO-92 ..... 12-29
SOT-223 ..... 12-29
SOT-23 ..... 12-30
SOT-23-5 ..... 12-30
SOT-143 ..... 12-31
3-Lead TO-220 ..... 12-32
5-Lead TO-220 ..... 12-32
5-Lead TO-220, Vertical Lead Bend ..... 12-33
5-Lead TO-220, Horizontal Lead Bend ..... 12-33
3-Lead TO-263 ..... 12-34
5-Lead TO-263 ..... 12-34
Typical 3-Lead TO-263 PCB Layout ..... 12-35
Typical 5-Lead TO-263 PCB Layout ..... 12-35
3-Lead TO-247 ..... 12-36
5-Lead TO-247 ..... 12-37

\section*{I-}

\section*{Tape \& Reel and Ammo Pack}

\section*{General Description}

\section*{Tape \& Reel}

Surface mount and TO-92 devices are available in tape and reel packaging. Surface mount components are retained in an embossed carrier tape by a cover tape. TO-92 device leads are secured to a backing tape by a cover tape. The tape is spooled on standard size reels.

\section*{Ammo Pack}

TO-92 devices are also available in an "ammo pack." TO-92 devices are secured to a backing tape by a cover tape and are fanfolded into a box. Ammo packs contain the same quantity, feed direction, and component orientation as a reel.
To order, specify the complete part number with the suffix "AP" (example†: MICxxxxxZ AP).

\section*{Pricing}

Contact the factory for price adder and availability.

\section*{Tape \& Reel Standards}


Embossed tape and reel packaging conforms to:
- 8 mm \& 12mm Taping of Surface Mount Components for Automatic Handling, EIA-481-1*
- 16 mm and 24 mm Embossed Carrier Taping of Surface Mount Components for Automatic Handling, EIA-481-2*
- 32mm, 44mm and 56mm Embossed Carrier Taping of Surface Mount Components for Automatic Handling, EIA-481-3*

Packages Available in Tape \& Reel
\begin{tabular}{|c|c|c|c|c|c|}
\hline \begin{tabular}{l}
Part \\
Number \({ }^{\dagger}\)
\end{tabular} & Package Description & Quantity / Reel & Reel Diameter & Carrier Tape Width & Carrier Tape Pitch \\
\hline \multirow[t]{3}{*}{MICxxxxxM T\&R} & 8-lead SOIC & 2,500 & 13" & 12 mm & 8 mm \\
\hline & 14-lead SOIC & 2,500 & 13 " & 16 mm & 8 mm \\
\hline & 16-lead SOIC & 2,500 & \(13 "\) & 16 mm & 8 mm \\
\hline \multirow[t]{4}{*}{MICxxxxWM T\&R} & 16-lead wide SOIC & 1,000 & 13 " & 16 mm & 12 mm \\
\hline & 18-lead wide SOIC & 1,000 & 13 " & 16 mm & 12 mm \\
\hline & 20-lead wide SOIC & 1,000 & 13 " & 24 mm & 12 mm \\
\hline & 24-lead wide SOIC & 1,000 & \(13 "\) & 24mm & 12 mm \\
\hline MICxxxxMM T\&R & MM8 \({ }^{\text {™ }} 8\)-lead MSOP & 2,500 & 13 " & 12 mm & 8 mm \\
\hline MICxxxxSM T\&R & 28-lead SSOP & 1,000 & \(13 "\) & 16 mm & 12 mm \\
\hline \multirow[t]{3}{*}{MICxxxxxV T\&R} & 20-lead PLCC & 1,000 & \(13 "\) & 16 mm & 12 mm \\
\hline & 28-lead PLCC & 500 & 13 " & 24 mm & 16 mm \\
\hline & 44-lead PLCC & 500 & 13 " & 32 mm & 24 mm \\
\hline MICxxxxxM4 T\&R & SOT-143 & 3,000 & 7" & 8 mm & 4 mm \\
\hline MICxxxxxM3 T\&R & SOT-23 & 3,000 & 7" & 8 mm & 4 mm \\
\hline MICxxxxxM5 T\&R & SOT-23-5 & 3,000 & 7" & 8 mm & 4 mm \\
\hline MICxxxxx S T\&R & SOT-223 & 2,500 & 13 " & 16 mm & 12 mm \\
\hline \multirow[t]{2}{*}{MICxxxxx \(\mathbf{U}\) T\&R} & 3-lead TO-263 & 750 & 13 " & 24 mm & 16 mm \\
\hline & 5-lead TO-263 & 750 & 13 " & 24mm & 16 mm \\
\hline MICxxxxxZ T\&R & TO-92 & 2,000 & 141/4"キ & - & 1/2" \\
\hline
\end{tabular}

\footnotetext{
* Standards are available from: Electronic Industries Associations, EIA Standards Sales Department, tel: (202) 457-4966
\(\dagger\) xxxxx = base part number + temperature designation. Example: MIC2557BM T\&R
\(\ddagger\) Cardboard reel
}

\section*{Package Orientation}


Typical SOIC Package Orientation \(12 \mathrm{~mm}, 16 \mathrm{~mm}, 24 \mathrm{~mm}\) Carrier Tape


Typical SSOP Package Orientation 16mm Carrier Tape


Typical PLCC Package Orientation \(16 \mathrm{~mm}, 24 \mathrm{~mm}\) Carrier Tape


Typical PLCC Package Orientation 32mm Carrier Tape


SOT-143 Package Orientation 8mm Carrier Tape


SOT-23 Package Orientation 8mm Carrier Tape


SOT-23-5 Package Orientation 8mm Carrier Tape


Typical TO-263 Package Orientation
24mm Carrier Tape


Typical TO-92 Package Orientation


Maximum Torque: \(0.68 \mathrm{~N}-\mathrm{m}\) ( 6 in-Ibs)
(Caution: Excessive torque may crack semiconductor)


8-Pin Plastic DIP (N)


14-Pin Plastic DIP (N)

Note: Pin 1 is denoted by one or more of the following: a notch, a printed triangle, or a mold mark.


16-Pin Plastic DIP (N)


18-Pin Plastic DIP (N)

Note: Pin 1 is denoted by one or more of the following: a notch, a printed triangle, or a mold mark.


\section*{20-Pin Plastic DIP (N)}


22-Pin Plastic DIP (N)

Note: Pin 1 is denoted by one or more of the following: a notch, a printed triangle, or a mold mark.


24-Pin Plastic Skinny DIP (N)


24-Pin Plastic DIP (N)

Note: Pin 1 is denoted by one or more of the following: a notch, a printed triangle, or a mold mark.


\section*{28-Pin Plastic DIP (N)}


40-Pin Plastic DIP (N)

Note: Pin 1 is denoted by one or more of the following: a notch, a printed triangle, or a mold mark.


48-Pin Plastic DIP (N)

Note: Pin 1 is denoted by one or more of the following: a notch, a printed triangle, or a mold mark.


\section*{8-Pin Ceramic DIP (J)}


14-Pin Ceramic DIP (J)


\section*{16-Pin Ceramic DIP (J)}


18-Pin Ceramic DIP (J)


20-Pin Ceramic DIP (J)


22-Pin Ceramic DIP (J)


\section*{24-Pin Ceramic Skinny DIP (J)}


24-Pin Ceramic DIP (J)


40-Pin Ceramic DIP (J)


48-Pin Ceramic DIP (J)


\section*{8-Pin SOIC (M)}


8-Pin Low-Profile SOIC (LM)

Note: Pin 1 is denoted by one or more of the following: a notch, a printed triangle, or a mold mark.


DIMENSIONS: INCHES (MM)


\section*{14-Pin SOIC (M)}


DIMENSIONS INCHES (MM)

14-Pin SOIC Wide (WM)

Note: Pin 1 is denoted by one or more of the following: a notch, a printed triangle, or a mold mark.


\section*{16-Pin SOIC (M)}


16-Pin Wide SOIC (WM)

Note: Pin 1 is denoted by one or more of the following: a notch, a printed triangle, or a mold mark.


\section*{18-Pin Wide SOIC (WM)}


20-Pin Wide SOIC (WM)


\section*{24-Pin Wide SOIC (WM)}


8-Lead MSOP (MM)


20-Lead SSOP (SM)


28-Lead SSOP (SM)


\section*{20-Pin PLCC (V)}


28-Pin PLCC (V)

TOP VIEW


DETAILA


44-Pin PLCC (V)


20-Lead LCC (L)


40-Lead LCC (L)


44-Pin CerQuad (E)


10-Pin CerPack (F)



TO-92 (Z)


SOT-223 (S)


\section*{SOT-23 (M3)}


SOT-23-5 (M5)


\section*{SOT-143 (M4)}


\section*{3-Lead TO-220 (T)}


5-Lead TO-220 (T)

TO-220 Lead Bend Options Contact Factory for Availability
\begin{tabular}{|l|l|l|}
\hline Part Number & Package & Lead Form \\
\hline MICxxxxyT & 5-lead TO-220 & none (straight) \\
\hline MICxxxxyT-LB03 & 5-lead TO-220 & vertical, staggered leads, 0.704" seating \\
\hline MICxxxxyT-LB02 & 5-lead TO-220 & horizontal, staggered leads \\
\hline
\end{tabular}

MICxxxx = base part number, \(\mathrm{y}=\) temperature range, \(\mathrm{T}=\mathrm{TO}-220\)
* Leads not trimmed after bending.


TO-220 Vertical Lead Bend Option -LB03


TO-220 Horizontal Lead Bend Option -LB02
Note 1. Lead protrusion through printed circuit board subject to change.
Note 2. Lead ends may be curved or square.


3-Lead TO-263 (U)


5-Lead TO-263 (U)


NOTE 1: PAD AREA MAY VARY WITH HEAT SINK REQUIREMENTS
NOTE 2: MAINTAIN THIS DIMENSION
NOTE 3: AIR GAP (REFERENCE ONLY)

\section*{Typical 3-Lead TO-263 PCB Layout}


NOTE 1: PAD AREA MAY VARY WITH HEAT SINK REQUIREMENTS
NOTE 2: MAINTAIN THIS DIMENSION NOTE 3: AIR GAP (REFERENCE ONLY)

Typical 5-Lead TO-263 PCB Layout


3-Lead TO-247 (WT)



5-Lead TO-247 (WT)

Worldwide Representatives and Distributors

\section*{Section 13: WORLDWIDE SALES REPRESENTATIVES AND DISTRIBUTORS}
Micrel Offices ..... 1
U.S. Sales Representatives ..... 2
U.S. Distributors ..... 4
International Sales Representatives and Distributors ..... 7

MICREL SEMICONDUCTOR CORPORATE OFFICE
1849 Fortune Dr. Tel: (408) 944-0800

San Jose, CA 95131
Fax: (408) 944-0970
MICREL WORLD WIDE WEBSITE
http://www.micrel.com
MICREL RESOURCE CENTER
literature requests only (800) 401-9572
MICREL EASTERN AREA SALES OFFICE
Tel: (617) 237-4628
MICREL CENTRAL AREA SALES OFFICE
Suite 450C-199
120 S. Denton Tap, Tel: (972) 393-3603
Coppell, TX 75019 Fax: (972) 393-9186
MICREL WESTERN AREA SALES OFFICE
\begin{tabular}{lr}
506 West Ave. & Tel: \\
Fullerton, CA 92832 (714) 879-9710
\end{tabular}

MICREL ASIA SALES OFFICE
8F. Dong Kyung Bldg., Suite \#6
824-19, Yuk Sam-dong,
Kang Nam-ku, Tel: + 82 (2) 508-7941/3
Seoul Fax: + 82 (2) 569-9823
Korea
MICREL EUROPE TECHNICAL CENTER
\begin{tabular}{lr} 
Clere House & \\
21 Old Newtown Road & Tel: +44 (1635) 524455 \\
Newbury & Fax: \(+44(1635) 524466\) \\
United Kingdom RG 147DP &
\end{tabular}


\section*{U.S. Sales Representatives}

\section*{ALABAMA}

CSR Electronics
Suite 931
303 Williams Ave.
Huntsville, AL 35801

\section*{ALASKA}
contact factory
Tel: (408) 944-0800

\section*{ARIZONA}

O'Donnell Associates Southwest, Inc.
Suite 1026
2432 West Peoria Ave. Tel: (602) 944-9542
Phoenix, AZ 85029

\section*{ARKANSAS}

Kruvand Associates Inc.
Suite 113
1202 Richardson Dr. Tel: (972) 437-3355

\section*{CALIFORNIA (NORTHERN)}

BAE Sales, Inc.
Suite 315W
2001 Gateway PI.
Tel: (408) 452-8133
San Jose, CA 95110
Fax: (408) 452-8139

\section*{CALIFORNIA (SOUTHERN)}

CK Associates
Suite 102
8333 Clairmont Mesa Blvd. Tel: (619) 279-0420
San Diego, CA 92111
Select Electronics
Bldg. F, Suite 106 14730 Beach Blvd.
La Mirada, CA 90638

\section*{COLORADO}

Lindberg Company

\section*{Suite 21}

5701 East Evans Ave. Tel: (303) 758-9033
Denver, CO 80222

\section*{CONNECTICUT (EXCEPT FAIRFIELD COUNTY)}

\section*{3D Sales}

Suite 205
5 Burlington Woods
Burlington, MA 01803

\section*{CONNECTICUT (FAIRFIELD COUNTY)}

Harwood Associates

25 High St.
Huntington, NY 11743

\section*{DELAWARE}

Harwood Associates
242 Welsh Ave.
Bellmawr, NJ 08031

\section*{FLORIDA}

Conley Associates
3696 Ulmerton Rd.
Clearwater, FL 34622

Tel: (516) 673-1900 Fax: (516) 673-2848

Tel: (609) 933-1541 Fax: (609) 933-1520

Tel: (813) 572-8895

Suite 222
1750 West Broadway St. Tel: (407) 365-3283 Oviedo, FL 32765 Fax: (407) 365-3727

\section*{GEORGIA}

CSR Electronics, Inc.
Suite 200
1651 Mt. Vernon Rd. Tel: (770) 396-3720
Atlanta, GA 30338

\section*{HAWAII}
contact factory
Tel: (408) 944-0800

\section*{IDAHO (NORTHERN)}

SPS Electronic Sales Incorporated
128 North Shore Circle Tel: (503) 697-7768 Oswego, OR 97034 Fax: (503) 697-7764

\section*{IDAHO (SOUTHERN)}

Lindberg Company
P.O. Box 526458

1095 East 2100 Street, \#265-4 Tel: (801) 484-8689 Salt Lake City, UT 84152 Fax: (801) 484-9691

\section*{ILLINOIS}

Janus, Incorporated
Suite 170
650 East Devon Ave.
Itasca, IL 60143

\section*{INDIANA}

Applied Data Management
P.O. Box 213

Batesville, IN 47006
IOWA
J.R. Sales Engineering

1930 St. Andrews, NE
Cedar Rapids, IA 52402
KANSAS
Midwest Technical Sales
Suite 240
10,000 College Blvd.
Overland Park, KS 66210
13 Woodland Dr.
Augusta, KS 67010

\section*{KENTUCKY}

Crest Component Sales
Mike Kilroy Corporation
12360 Hemple Road
Farmersville, OH 45325

\section*{LOUISIANA}

Kruvand Associates Inc.
Suite 113
1202 Richardson Dr.
Richardson, TX 75080

\section*{MAINE}

3D Sales
Suite 205
5 Burlington Woods
Burlington, MA 01803

\section*{MARYLAND}

Burgin-Kreh Associates, Inc.
Suite 330
7000 Security Blvd. Tel: (410) 265-8500
Baltimore, MD 21244 Fax: (410) 265-8536

\section*{MASSACHUSETTS}

Byrne Associates (Digital Equipment Corp. only)
125 Conant Rd.
Tel: (617) 899-3439
Weston, MA 02193
Fax: (617) 899-0774
3D Sales (except Digital Equipment Corp.)
Suite 205
5 Burlington Woods
Tel: (617) 229-2999
Burlington, MA 01803 Fax: (617) 229-2033

\section*{MICHIGAN}

Applied Data Management
1925 Pauline Blvd., Ste. D
Ann Arbor, MI 48103
Tel: (313) 741-9292

MINNESOTA
George Russell Associates
Suite 114
8030 Cedar Ave. South Tel: (612) 854-1166
Minneapolis, MN 55425 Fax: (612) 854-6799

\section*{MISSISSIPPI}

CSR Electronics
Suite 931
303 Williams Ave. Tel: (205) 533-2444
Huntsville, AL 35801 Fax: (205) 536-4031

\section*{MISSOURI}

Midwest Technical Sales
Suite 149
4203 Earth City Expressway Tel: (314) 298-8787
Earth City, MO 63045
Fax: (314) 298-9843

\section*{MONTANA}

Lindberg Company
Suite 21
5701 East Evans Ave. Tel: (303) 758-9033
Denver, CO 80222
Fax: (303) 758-5863

\section*{NEBRASKA}
J.R. Sales Engineering

1930 St. Andrews, NE
Cedar Rapids, IA 52402
Tel: (319) 393-2232
Fax: (319) 393-0109

\section*{NEVADA (NORTHERN)}

BAE Sales, Inc.
Suite 315W
2001 Gateway PI. Tel: (408) 452-8133
San Jose, CA \(95110 \quad\) Fax: (408) 452-8139

\section*{NEVADA (CLARK COUNTY)}

O'Donnell Associates Southwest, Inc.
Suite 1026
2432 West Peoria Ave.
Tel: (602) 944-9542
Phoenix, AZ 85029
Fax: (602) 861-2615

\section*{NEW HAMPSHIRE}

3D Sales
Suite 205
5 Burlington Woods
Tel: (617) 229-2999
Burlington, MA 01803



\section*{U.S. Distributors}

\section*{DIE DISTRIBUTION}

Elmo Semiconductor
7590 N. Glenoaks Blvd. Burbank, CA 91504

Tel: (818) 768-7400 Fax: (818) 767-3195

\section*{ALABAMA}

\section*{Bell-Milgray}

Suite 140
8215 Hwy. 20 West
Madison, AL 35758
Future Electronics
Suite 400 A
6767 Old Madison Pike Huntsville, AL 35806

Tel: (205) 971-2010
Fax: (205) 922-0004
Nu Horizons Electronics Corp.
Suite 10
4835 University Square
Huntsville, AL 35816

\section*{ARIZONA}

Bell-Milgray
Bldg. D, Ste. 103
10611 North Hayden Rd.
Scottsdale, AZ 85260

\section*{FAI}

Suite 245
4636 East University Dr.
Phoenix, AZ 85034
Tel: (205) 722-9330
Fax: (205) 722-9348

\section*{Future Electronics}

Suite 245
4636 East University Dr.
Phoenix, AZ 85034
Tel: (602) 968-7140 Fax: (602) 968-0334

Jaco Electronics, Inc.
2432 West Peoria Ave., \#1344
Phoenix, AZ 85029
Tel: (602) 906-4004
Fax: (602) 906-4054

\section*{CALIFORNIA (NORTHERN)}

\section*{Active Electronics}

1717 El Camino Real
Santa Clara, CA 95051

\section*{Bell-Milgray}

Suite 205
3001 Douglas Blvd.
Roseville, CA 95661
1161 North Fairoaks Ave. Sunnyvale, CA 94089

FAI
755 N. Sunrise Blvd., \#150 Roseville, CA 95678

2220 O'Toole Ave.
San Jose, CA 95131

\section*{Future Electronics}

755 N. Sunrise Blvd., \#150
Roseville, CA 95678
2220 O'Toole Ave.
San Jose, CA 95131
Jaco Electronics, Inc.
1610-A Berryessa Rd.
San Jose, CA 95133
Tel: (408) 928-1600
Tel: (800) 696-0948

Nu Horizons Electonics Corp.
2070 Ringwood Ave.
Tel: (408) 434-0800

San Jose, CA 95131 Fax: (408) 434-0935
CALIFORNIA (SOUTHERN)

\section*{Active Electronics}

25A Technology
Irvine, CA 92618

\section*{Bell-Milgray}

Suite 100
220 Technology Dr. Tel: (714) 727-4500
Irvine, CA \(92718 \quad\) Fax: (714) 453-4610
Suite 205
5520 Ruffin Rd.
San Diego, CA 92123
Suite 110
125 Auburn Ct.
Westlake Village, CA 91362

\section*{FAI}

Suite 310
27489 West Agoura Rd.
Agoura Hills, CA 91301
Suite 200
25B Technology
Irvine, CA 92718
Suite 220
5151 Shoreham Place
San Diego, CA 92122
Future Electronics
Suite 300
27489 West Agoura Rd.
Agoura Hills, CA 91301
1692 Browning Ave.
Irvine, CA 92714

Suite 220
5151 Shoreham Place
San Diego, CA 92122
Jaco Electronics, Inc.
Suite E
22815 Savi Ranch Pkwy.
Yorba Linda, CA 92687

Fax: (408) 928-1616

2282 Townsgate Rd.
Westlake, CA 91361

Jan Devices Incorporated
6925 Canby, Bldg. 109
Reseda, CA 91335
Tel: (916) 782-7882
Fax: (916) 783-7877

Tel: (408) 434-0369

Tel: (916) 783-7877
Fax: (916) 783-7988
Tel: (408) 434-1122
Fax: (408) 433-0822
Tel: (916) 781-8070 Fax: (916) 781-2954

Tel: (408) 734-8570 Fax: (408) 734-8875

Suite 123
13900 Alton Pkwy.
Irvine, CA 92718
Suite B
4360 View Ridge Ave.
San Diego, CA 92123
Suite R
850 Hampshire Rd
Thousand Oaks, CA 91361

Tel: (714) 753-4778
Fax: (714) 753-1183

Tel: \((714) 727-4500\)
Fax: \((714) 453-4610\)

Tel: (619) 576-3290
Fax: (619) 492-9826

Tel: (805) 373-5600
Fax: (805) 496-7340

Tel: (818) 879-1234
Tel: (800) 274-0818 Fax: (818) 879-5200

Tel: (714) 753-4778
Tel: (800) 967-0350
Fax: (714) 753-1183

Tel: (619) 623-2888
Fax: (619) 623-2891

Tel: (818) 865-0040
Tel: (800) 876-6008
Fax: (818) 865-1340
Tel: (714) 250-4141
Tel: (800) 950-2147
Fax: (714) 453-1226

Tel: (619) 625-2800
Fax: (619) 625-2810

Tel: (714) 258-9003
Fax: (714) 258-1909
Tel: (805) 495-9998
Tel: (800) 350-9992
Fax: (805) 494-3864

Tel: (818) 757-2000
Fax: (818) 708-7436

Tel: (714) 470-1011
Fax: (714) 470-1104

Tel: (619) 576-0088
Fax: (619) 576-0990

Tel: (805) 370-1515
Fax: (805) 370-1525

\section*{COLORADO}

\section*{Bell-Milgray}

Suite 460
9351 Grant St.
Thornton, CO 80229
Tel: (303) 280-1115 Fax: (303) 280-0005

\section*{FAI}

Suite B150
12600 West Colfax Ave. Lakewood, CO 80215
\begin{tabular}{lr} 
Jaco Electronics, Inc. & \\
695 Pierce St. & Tel: (303) 828-3074 \\
Erie, CO 80516 & Fax: (303) 828-3080 \\
Suite 405 & \\
12445 East 39th Ave. & Tel: (303) \(373-2766\) \\
Denver, CO 80239 & Fax: (303) \(373-4029\)
\end{tabular}

\section*{CONNECTICUT}

Bell-Milgray
326 West Main St. Tel: (203) 878-6970
Milford, CT 06460 Fax: (203) 878-6970
FAI
Westgate Office Center
700 West Johnson Ave.
Cheshire, CT 06410
Tel: (203) 250-1319
Fax: (203) 250-0081
Nu Horizons Electronics Corp.
Tel: (203) 265-0162
Fax: (203) 791-3801

\section*{FLORIDA}

Bell-Milgray
Suite 400
650 South North Lake Blvd. Tel: (407) 339-0078
Altamonte Springs, FL 32701 Fax: (407) 339-0139
FAI
Suite 307
237 South Westmonte Dr. Tel: (407) 685-7900
Altamonte Springs, FL 32701 Tel: (800) 333-9719
Fax: (407) 865-5969
Suite 200 Tel: (954) 626-4043
1400 East Newport Center Dr. Tel: (800) 305-8181
Deerfield Beach, FL 33442 Fax: (954) 426-9477
Suite 108
2200 Tall Pines Dr. Tel: (813) 530-1665
Largo, FL 34641 Fax: (813) 538-9598
Future Electronics Tel: (407) 865-7900
237 South Westmonte Dr. Tel: (800) 950-0168
Altamonte Springs, FL 32714 Fax: (407) 865-7660

Suite 200 Tel: (954) 426-4043
1400 East Newport Center Dr. Tel: (800) 305-2343
Deerfield Beach, FL 33442 Fax: (954) 426-3939
Jaco Electronics, Inc.
Suite 404
9900 West Sample Rd.
Coral Springs, FL 33065
Tel: (954) 341-8280
Tel: (800) 776-5226
Fax: (954) 341-7848

\section*{Nu Horizons Electronics Corp.}

Suite 270
600 South North Lake Blvd. Tel: (407) 831-8008
Altamonte Springs, FL 32701 Fax: (407) 831-8862
3421 Northwest 55th St.
Tel: (954) 735-2555
Ft. Lauderdale, FL 33309 Fax: (954) 735-2880



\title{
International Sales Representatives and Distributors
}

NORTH AMERICA—DIE DISTRIBUTION ONLY
Elmo Semiconductor
7590 N. Glenoaks Blvd. Tel: + 1 (818) 768-7400
Burbank, CA
Fax: + 1 (818) 767-3195
USA 91504

\section*{EUROPE-DIE DISTRIBUTION ONLY}

Elmo Semiconducteurs S.A.R.L.
Z.A. La Tuilerie Tel: + 33 (1) 34.77.16.16 78204 Mantes La Jolie Fax: +33 (1) 34.77.95.79 France
B.P. 1078

78204 Mantes La Jolie cedex
France

\section*{AUSTRALIA}

GEC Electronics Division
38 South Street, Unit 1
Tel: + 61 (2) 96381798
Rydalmere, NSW 2116 Fax: + 61 (2) 8980176

\section*{AUSTRIA}

Steiner Electronic Vertrieb GmbH
Egererstraße 18 Tel: + 43 (2233) 553 66-0 3013 Tullnerback Fax: + 43 (2233) 55360

\section*{BRAZIL}

Aplicacoes Electronicas Artimar Ltda.
\(10^{\circ}\) Andar
Rua Marques de Itu 70 Tel: + 55 (11) 231-0277
01223-000 São Paulo - SP Fax: + 55 (11) 255-0511

\section*{CANADA-ALBERTA}

Microwe Electronics Corporation (Representative)
Site \#7, Box 40, RR. \#1 Tel: (403) 254-4180 De Winton, AB TOL OXO Fax: (403) 256-0942

\section*{Active Electronics}

Unit 1
2015 32nd Ave., NE
Calgary, AB T2E 6Z3
Tel: (403) 291-5626

Future Active Industrial
Unit 1
2015 32nd Ave., NE Tel: (403) 291-5333
Calgary, AB T2E 6 Z3
6029 103rd St.
Fax: (403) 291-5444

Edmonton, AB T6H 2H3
Tel: (403) 438-5888
Fax: (403) 436-1874
Future Electronics
3833-29th St., NE
Tel: (403) 250-5550 Calgary, AB T1Y 6B5

Fax: (403) 291-7054
4606-97th St.
Tel: (403) 438-2858
Fax: (403) 434-0812

\section*{CANADA—BRITISH COLUMBIA}

Microwe Electronics Corporation (Representative)

8394-208th St.
Langley, BC V2Y 2B4
Tel: (604) 882-4667

Active Electronics
100 S.E. Marine Dr.
Vancouver, BC V5X 2 S3

\section*{Bell-Milgray}

Suite B201
4185 Still Creek Dr.
Burbaby, BC V5C 6G9

Fax: (604) 882-4668

Tel: (604) 654-1057 Fax: (604) 324-3100

Tel: (604) 291-0044 Fax: (604) 291-9939

Future Active Industrial

1695 Boundary Road
Vancouver, BC V5K 4X7
Future Electronics
1695 Boundary Road
Vancouver, BC V5K 4X7
CANADA-MANITOBA
Future Active Industrial
106 King Edward St. East Winnipeg, MB R3H ON8
Future Electronics
106 King Edward St. East
Winnipeg, MB R3H ON8

\section*{CANADA—ONTARIO}

Electronic Sales Professionals Inc. (Representative) Unit 104
215 Stafford Rd
Nepean, ON K2H 9C1
Suite 204
137 Main Street North
Markham, ON L3P 1 Y2
Active Electronics
Unit 2
1350 Matheson Blvd. Mississauga, ON L4W 4M1

1023 Merivale Road Ottawa, ON K1Z 6A6

100 Lombard St.
Toronto, ON M5C 1M3

\section*{Bell-Milgray}

2783 Thamesgate Dr.
Mississauga, ON L4T 1G5
Future Active Industrial
Suite 205/210
5935 Airport Rd
Mississauga, ON L4V 1W5
Future Electronics
Baxter Center
1050 Baxter Road
Ottawa, ON K2C 3P2

CANADA-QUEBEC
Electronic Sales Professionals Inc. (Representative)
10690 Peloquin Street Tel: (514) 344-0420
Montreal, PQ H2C 2K3 Fax: (514) 344-4914

Active Electronics
Suite 190
1990 Boul. Charest Ouest Ste. Foy, PQ G1N 4K8

Bell-Milgray
Suite 209
6600 Tras Canada Hwy.
Pointe Claire, PQ H9R 4S2
Future Active Industrial
5651 Ferrier St.
Montreal, PQ H4P 1N1
6080 Metropolitan Blvd.
Montreal, PQ H1S 1A9

Tel: (604) 654-1050
Fax: (604) 294-3170

Tel: (604) 294-1166

Tel: (204) 786-3075
Fax: (204) 783-8133

Tel: (204) 944-1446
Fax: (204) 783-8133

Tel: (613) 828-6881
Fax: (613) 828-5725

Tel: (905) 294-3520
Fax: (905) 294-3806

Tel: (905) 238-8825
Fax: (905) 238-2817
Tel: (613) 728-7900
Fax: (613) 728-3586
Tel: (416) 367-2911
Fax: (416) 367-4706

Tel: (905) 678-0958
Fax: (905) 678-1213

Tel: (613) 820-8244
Fax: (613) 820-8046

Tel: (613) 820-8313
Fax: (613) 820-3271

Tel: (418) 682-5775 Fax: (418) 682-6282

Tel: (514) 426-5900
Fax: (514) 526-5836

Tel: (514) 731-7444
Fax: (514) 731-0129
Tel: (514) 256-7538
Fax: (514) 256-4890

\section*{Future Electronics}

Suite 100
1000 Ave. St. Jean Baptiste Tel: (418) 877-6666 Quebec, PQ G2E 5G5 Fax: (418) 877-6671

237 Hymus Blvd.
Pointe Claire, PQ H9R 5C7
Tel: (514) 694-7710
Fax: (514) 695-3707

\section*{CHINA}

Lestina International Ltd.
Room 20404
Friendship Hotel
No. 3 Bai Shi Qiao Road Tel: +86 (10) 8499430
Beijing 100873 Fax: +86(10) 8499430
248 Sha Yang Road
Sha Ping Ba
Tel: +86 (811) 5315258
Chongqing 630030
Fax: + 86 (811) 5315258
Room 2301, Tower 1
14 Huang Hua Road
Guangzhou 510053
No. 3-1, Fuxing Bridge
Houzai Door
Fax: + 86 (25) 4491384

\section*{DENMARK}

Ditz Schweitzer
Titangade 15
Tel: + 4535869090
2200 Copenhagen
Fax: + 4535869060

\section*{FINLAND}

Integrated Electronics Oy Ab
Laurinmäenkuja \(3 \quad\) Tel: + 358 (9) 5861770
00440 Helsinki
Fax: + 358 (9) 5861771
P.O. Box 31

00441 Helsinki

\section*{france}

LSX S.A.R.L. (Representative)
30, rue du Morvan SILIC 525 Tel: + 33 (1) 46.87.83.36
94633 Rungis cedex Fax: + 33 (1) 45.60.07.84
LSX S.A.R.L (Representative)
176, avenue du Truc Tel: + 33 (5) 56.34.29.29
33700 Merignac Fax: +33 (5) 56.34.26.27

\section*{Future Electronics}

Parc Technopolis
Bat. theta 2 LP854 Les Ulis
3, avenue du Canada
Tel: + 33 (1) 69.82.11.11
91940 Courtaboeuf cedex Fax: + 33 (1) 69.82.11.00

\section*{ISC France}

8, avenue due 18 Juin 1940 Fax: +33 (1) 47.08.35.30
92500 Rueil-Malmaison Fax: +33 (1) 47.32.99.25
3D-PEP
6-8, rue Ambroise Croizat Tel: + 33 (1) 64.47.29.29 91127 Palaiseau cedex Fax: + 33 (1) 64.47.00.84

\section*{GERMANY}

KaMa GmbH (Representative)
Hauptstraße 19
Tel: + 49 (62 37) 2072
67133 Maxdorf
Fax: + 49 (62 37) 59336

\section*{dacom Electronic Vertriebs GmbH}

Freisinger Straße \(13 \quad\) Tel: +49 (89) 9965490
85737 Ismaning \(\quad\) Fax: +49 (89) 964989
+ country code (city code) telephone number
```


[^0]:    * Summary information. For full details, contact Micrel.

[^1]:    * Summary information. For full details, contact Micrel.

[^2]:    * Summary information. For full details, contact Micrel.

[^3]:    * Summary information. For full details, contact Micrel.

[^4]:    * Summary information. For full details, contact Micrel.

[^5]:    * Summary information. For full details, contact Micrel.
    ${ }^{\dagger}$ Available by Standard Military Drawing number only.

[^6]:    * Summary information. For full details, contact Micrel.
    ${ }^{\dagger}$ Available by Standard Military Drawing number only.

[^7]:    * Summary information. For full details, contact Micrel.
    ${ }^{\dagger}$ Available by Standard Military Drawing number only.

[^8]:    * Summary information. For full details, contact Micrel.
    ${ }^{\dagger}$ Available by Standard Military Drawing number only.

[^9]:    Summary information. For full details, contact Micrel.
    Available by Standard Military Drawing number only.

[^10]:    Micrel Equivalent devices are shown in boldface.
    Micrel Similar Replacement devices are shown in italic.

    * Indicates Micrel Improved Version devices.

[^11]:    Note: see the logic table inside for a description of the differences between the logic options

[^12]:    * Junction temperatures

[^13]:    *MINIMUM INPUT-OUTPUT VOLTAGE RANGES FROM 40 mV TO 400 mV , DEPENDING ON LOAD CURRENT.

[^14]:    * Junction Temperature

[^15]:    † Example: (-1) indicates the pin description is applicable to the MIC2570-1 only.

[^16]:    High-Side Power Switch and Circuit Breaker

